

intel<sup>®</sup>

Memory



SAN039966

Order Number 210830-009



## LITERATURE

To order Intel Literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your local sales office or distributor.

**INTEL LITERATURE SALES**  
P.O. BOX 7641  
Mt. Prospect, IL 60056-7641

In the U.S. and Canada  
call toll free  
(800) 548-4725

### CURRENT HANDBOOKS

Product line handbooks contain data sheets, application notes, article reprints and other design information

TITLE	LITERATURE ORDER NUMBER
<b>SET OF 11 HANDBOOKS</b> <small>Available in U.S. and Canada only</small>	231003
<b>EMBEDDED APPLICATIONS</b>	270648
<b>8-BIT EMBEDDED CONTROLLERS</b>	270645
<b>16-BIT EMBEDDED CONTROLLERS</b>	270646
<b>16/32-BIT EMBEDDED PROCESSORS</b>	270647
<b>MEMORY</b>	210830
<b>MICROCOMMUNICATIONS</b> <small>2 volume set</small>	231658
<b>MICROCOMPUTER SYSTEMS</b>	280407
<b>MICROPROCESSORS</b>	230843
<b>PERIPHERALS</b>	296467
<b>PRODUCT GUIDE</b> <small>Interview of Intel's corporate product lines</small>	210846
<b>PROGRAMMABLE LOGIC</b>	296083
<b>ADDITIONAL LITERATURE</b> <small>Not included in handbook set</small>	
<b>AUTOMOTIVE SUPPLEMENT</b>	231792
<b>COMPONENTS QUALITY/RELIABILITY HANDBOOK</b>	210997
<b>INTEL PACKAGING OUTLINES AND DIMENSIONS</b> <small>Packaging types, number of leads, etc.</small>	231369
<b>INTERNATIONAL LITERATURE GUIDE</b>	E00029
<b>LITERATURE PRICE LIST (U.S. and Canada)</b> <small>Comprehensive list of current Intel literature</small>	210620
<b>MILITARY</b> <small>2 volume set</small>	210461
<b>SYSTEMS QUALITY/RELIABILITY</b>	231762

**SAN039967**



## U.S. and CANADA LITERATURE ORDER FORM

NAME: \_\_\_\_\_

COMPANY: \_\_\_\_\_

ADDRESS: \_\_\_\_\_

CITY: \_\_\_\_\_ STATE: \_\_\_\_\_ ZIP: \_\_\_\_\_

COUNTRY: \_\_\_\_\_

PHONE NO.: (       ) \_\_\_\_\_

ORDER NO.	TITLE	QTY.	PRICE	TOTAL																																																												
<table border="1"><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td><td> </td><td> </td></tr></table>																																																													_____	_____	X _____ = _____	_____
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												
_____	_____	_____	X _____ = _____	_____																																																												

Subtotal \_\_\_\_\_

Must Add Your  
Local Sales Tax \_\_\_\_\_

Postage: add 10% of subtotal

Postage \_\_\_\_\_

Total \_\_\_\_\_

Pay by check, money order, or include company purchase order with this form (\$100 minimum). We also accept VISA, MasterCard or American Express. Make payment to Intel Literature Sales. Allow 2-4 weeks for delivery.

☐ VISA   ☐ MasterCard   ☐ American Express   Expiration Date \_\_\_\_\_

Account No. \_\_\_\_\_

Signature \_\_\_\_\_

Mail To: Intel Literature Sales  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641

International Customers outside the U.S. and Canada  
should use the international order form or contact their local  
Sales Office or Distributor.

For phone orders in the U.S. and Canada  
Call Toll Free: (800) 548-4725

SAN039968

Prices good until 12/31/90

Source HB

intel

## INTERNATIONAL LITERATURE ORDER FORM

NAME: \_\_\_\_\_

COMPANY: \_\_\_\_\_

ADDRESS: \_\_\_\_\_

CITY: \_\_\_\_\_ STATE: \_\_\_\_\_ ZIP: \_\_\_\_\_

COUNTRY: \_\_\_\_\_

PHONE NO.: ( ) \_\_\_\_\_

ORDER NO.	TITLE	QTY.	PRICE	TOTAL
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____
_____	_____	_____ X _____	= _____	_____

Subtotal \_\_\_\_\_

Must Add Your  
Local Sales Tax \_\_\_\_\_

Total \_\_\_\_\_

### PAYMENT

Cheques should be made payable to your local Intel Sales Office

Other forms of payment may be available in your country. Please contact the Literature Coordinator at your local Intel Sales Office for details.

The completed form should be marked to the attention of the LITERATURE COORDINATOR and returned to your local Intel Sales Office.

SAN039969





Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

376, 386, 387, 486, 4-SITE, Above, ACE51, ACE96, ACE186, ACE196, ACE960, BITBUS, COMMputer, CREDIT, Data Pipeline, ETOX, Genius, i, i486, i860, ICE, iCEL, ICEVIEW, iCS, iDBP, iDIS, i2ICE, iLBX, iMDDX, iMMX, Inboard, Insite, Intel, intel, Intel386, intelBOS, Intel Certified, Inteleview, intelligent Identifier, intelligent Programming, Inteltec, Intellink, iOSP, iPDS, iPSC, iRMK, iRMX, iSBC, iSBX, iSDM, iSXM, Library Manager, MAPNET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, MultiSERVER, ONCE, OpenNET, OTP, PROMPT, Promware, QUEST, QueX, Quick-Erase, Quick-Pulse Programming, Rippiemode, RMX/80, RUPI, Seamless, SLD, SugarCube, UPI, and VLSiCEL, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

\*MULTIBUS is a patented Intel bus.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation  
Literature Sales  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641

**SAN039970**



*Intel the Microcomputer Company:*

*When Intel invented the microprocessor in 1971, it created the era of microcomputers. Whether used in embedded applications such as automobiles or microwave ovens, or as the CPU in personal computers or supercomputers, Intel's microcomputers have always offered leading-edge technology. Intel continues to strive for the highest standards in memory, microcomputer components, modules and systems to give its customers the best possible competitive advantages.*

## **MEMORY COMPONENTS HANDBOOK**

**1990**

**SAN039971**



## CUSTOMER SUPPORT

### INTEL'S COMPLETE SUPPORT SOLUTION WORLDWIDE

Customer Support is Intel's complete support service that provides Intel customers with hardware support, software support, customer training, consulting services and network management services. For detailed information contact your local sales offices.

After a customer purchases any system hardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs. As you might expect, Intel's customer support is quite extensive. It can start with assistance during your development effort to network management. 100 Intel sales and service offices are located worldwide—in the U.S., Canada, Europe and the Far East. So wherever you're using Intel technology, our professional staff is within close reach.

### HARDWARE SUPPORT SERVICES

Intel's hardware maintenance service, starting with complete on-site installation will boost your productivity from the start and keep you running at maximum efficiency. Support for system or board level products can be tailored to match your needs, from complete on-site repair and maintenance support to economical carry-in or mail-in factory service.

Intel can provide support service for not only Intel systems and emulators, but also support for equipment in your development lab or provide service on your product to your end-user/customer.

### SOFTWARE SUPPORT SERVICES

Software products are supported by our Technical Information Service (TIPS) that has a special toll free number to provide you with direct, ready information on known, documented problems and deficiencies, as well as work-arounds, patches and other solutions.

Intel's software support consists of two levels of contracts. Standard support includes TIPS (Technical Information Phone Service), updates and subscription service (product-specific troubleshooting guides and *COMMENTS Magazine*). Basic support consists of updates and the subscription service. Contracts are sold in environments which represent product groupings (e.g., iRMX<sup>3</sup> environment).

### CONSULTING SERVICES

Intel provides field system engineering consulting services for any phase of your development or application effort. You can use our system engineers in a variety of ways ranging from assistance in using a new product, developing an application, personalizing training and customizing an Intel product to providing technical and management consulting. Systems Engineers are well versed in technical areas such as microcommunications, real-time applications, embedded microcontrollers, and network services. You know your application needs; we know our products. Working together we can help you get a successful product to market in the least possible time.

### CUSTOMER TRAINING

Intel offers a wide range of instructional programs covering various aspects of system design and implementation. In just three to ten days a limited number of individuals learn more in a single workshop than in weeks of self-study. For optimum convenience, workshops are scheduled regularly at Training Centers worldwide or we can take our workshops to you for on-site instruction. Covering a wide variety of topics, Intel's major course categories include: architecture and assembly language, programming and operating systems, BITBUS<sup>™</sup> and LAN applications.

### NETWORK MANAGEMENT SERVICES

Today's networking products are powerful and extremely flexible. The return they can provide on your investment via increased productivity and reduced costs can be very substantial.

Intel offers complete network support, from definition of your network's physical and functional design, to implementation, installation and maintenance. Whether installing your first network or adding to an existing one, Intel's Networking Specialists can optimize network performance for you.

SAN039972

# Table of Contents

Alphanumeric Index .....	x
<b>CHAPTER 1</b>	
<b>Memory Overview</b>	
Memory Overview .....	1-1
<b>CHAPTER 2</b>	
<b>Memory Technologies</b>	
Intel Memory Technologies .....	2-1
<b>CHAPTER 3</b>	
<b>Dynamic and Static RAMs (Random Access Memories)</b>	
DATA SHEETS	
2114A 1024 x 4 Bit Static RAM .....	3-1
2147H High Speed 4096 x 1 Bit Static RAM .....	3-5
21010 1,048,576 x 1 Bit Dynamic RAM with Page Mode .....	3-11
21014 262,144 x 4 Bit Dynamic RAM with Page Mode .....	3-26
21256 262,144 x 1-Bit Dynamic RAM with Page Mode .....	3-42
21464 65,536 x 4 Dynamic RAM .....	3-58
5116S/L 2048-Word by 8-Bit CMOS Static RAM .....	3-72
51256S/L 32768-Word by 8-Bit CMOS Static RAM .....	3-80
5164S/L 8192-Word by 8-Bit CMOS Static RAM .....	3-87
51C68 High Speed CHMOS 4096 x 4-Bit Static RAM .....	3-95
51C98 High Speed CHMOS 16,384 x 4 Static RAM .....	3-101
RAM Family Express .....	3-108
APPLICATION NOTES	
AP-74 High Speed Memory System Design Using 2147H .....	3-113
AP-238 Memory Design For The Low Power Microsystem Environment .....	3-136
ARTICLE REPRINTS	
AR-332 Modular Approach to C-MOS Technology Tailors Process to Application ..	3-166
RELIABILITY REPORTS	
RR-63 Static RAM Reliability Report .....	3-172
RR-62 Dynamic RAM Reliability Report .....	3-180
<b>CHAPTER 4</b>	
<b>EPROMs (Erasable Programmable Read Only Memories)</b>	
DATA SHEETS	
2716 16K (2K x 8) UV Erasable PROM .....	4-1
2732A 32K (4K x 8) UV Erasable PROMs .....	4-9
2764A 64K (8K x 8) UV Erasable PROMs .....	4-18
27C64/87C64 64K (8K x 8) CHMOS Production and UV Erasable PROMs .....	4-28
27128A 128K (16K x 8) Production and UV Erasable PROMs .....	4-42
27C128 128K (16K x 8) CHMOS UV Erasable PROMs .....	4-53
27256 256K (32K x 8) Production and UV Erasable PROMs .....	4-63
27C256 256K (32K x 8) CHMOS Production and UV Erasable PROMs .....	4-75
68C257 256K (32K x 8) CHMOS UV Erasable PROM .....	4-87
87C257 256K (32K x 8) CHMOS UV Erasable PROM .....	4-99
27512 512K (64K x 8) Production and UV Erasable PROM .....	4-111
27C512 512K (64K x 8) CHMOS Production and UV Erasable PROMs .....	4-122
27513 Page-Addressed 512K (4 x 16K x 8) UV Erasable PROM .....	4-134
27C513 Page-Addressed 512K (4 x 16K x 8) UV Erasable PROM .....	4-147
27010 1M (128K x 8) Byte-Wide EPROM .....	4-162
27C010 1M (128K x 8) Byte-Wide High-Speed CMOS EPROM .....	4-172
27011 Page-Addressed 1M (8 x 16K x 8) EPROM .....	4-183
27C011 Page-Addressed 1M (8 x 16K x 8) EPROM .....	4-195
27210 1M (64K x 16) Word-Wide EPROM .....	4-208

## Table of Contents (Continued)

27C210 1M (64K x 16) Word-Wide High-Speed CMOS EPROM .....	4-218
27C020 2M (256K x 8) Byte-Wide High-Speed CMOS EPROM .....	4-229
27C220 2M (128K x 16) Word-Wide High-Speed CMOS EPROM .....	4-240
27C040 4M (512K x 8) Byte-Wide High-Speed CMOS EPROM .....	4-251
27C240 4M (256K x 16) Word-Wide High-Speed CMOS EPROM .....	4-261
27C202 Fast Word-Wide 256K (16K x 16) EPROM .....	4-271
27C202C Fast Word-Wide 256K (16K x 16) EPROM .....	4-282
27C203 Fast Pipelined 256K (16K x 16) EPROM .....	4-293
27C203C Fast Pipelined 256K (16K x 16) EPROM .....	4-308
27C213 Fast Pipelined 1M (64K x 16) EPROM .....	4-322
87C75PF Microcontroller Peripheral I/O Port Expander with 32K x 8 EPROM .....	4-335
27960CX Pipelined Burst Access 1M (128K x 8) EPROM .....	4-358
27960KX Burst Access 1M (128K x 8) EPROM .....	4-379
<b>APPLICATION NOTES</b>	
AP-277 The Quick-Pulse Programming Algorithm .....	4-397
AP-284 Using Page-Addressed EPROMs .....	4-404
AP-315 Latched EPROMs Simplify Microcontroller Designs .....	4-433
AP-318 Intel's 87C75PF Port Expander Reduces System Size and Design Time ...	4-450
<b>APPLICATION BRIEF</b>	
AB-23 27C202 Interleaved Memory Example .....	4-474
<b>ENGINEERING REPORTS</b>	
ER-15 The 512K EPROM Family 27512: 512K (64Kx8) EPROM 27513: Page Addressed 512K (4x16Kx8) EPROM The A Stepping .....	4-479
ER-16 Compacted HMOS II-E: The High Density, High Performance EPROM Technology .....	4-486
ER-17 One-Megabit EPROM Family: 27010 128Kx8 Byte-wide EPROM/27011 8x16Kx8 Page-Addressed EPROM/27210 64Kx16 Worldwide EPROM .....	4-490
<b>RELIABILITY REPORT</b>	
RR-35G EPROM Reliability Data Summary .....	4-501
<b>ARTICLE REPRINTS</b>	
AR-363 EPROMs Adapt to Emerging Developments in Technologies, Configurations, Packages .....	4-575
AR-367 With Its Paged Structure, A 512K EPROM Relaxes System Storage Constraints .....	4-578
AR-406 Use Simple Circuits, Algorithms to Program 512K-Bit EPROMs .....	4-585
AR-414 Marriage of CMOS and PLCC Sparking Rapid Change in Mounting Memories .....	4-591
AR-455 One Time Programmable EPROMs .....	4-593
AR-457 Page-Addressing Expands Addressable Memory in $\mu$ P Systems .....	4-596
AR-458 OTP EPROMs with Quick-Pulse Programming Offer Ideal Mass Production Firmware Storage .....	4-604
AR-468 Keeping Data Safe with Nonvolatile Memory .....	4-607
<b>CHAPTER 5</b>	
<b>Flash Memories (Electrically Erasable and Reprogrammable Non-Volatile Memories)</b>	
Flash Technology Overview .....	5-1
<b>DATA SHEETS</b>	
28F256 256K (32K x 8) CMOS Flash Memory .....	5-2
28F256A 256K (32K x 8) CMOS Flash Memory .....	5-23
28F512 512K (64K x 8) CMOS Flash Memory .....	5-24
28F010 1024K (128K x 8) CMOS Flash Memory .....	5-47
28F020 2048K (256K x 8) CMOS Flash Memory .....	5-70

SAN039974

## Table of Contents (Continued)

SM28F001 1 Mbyte (512K x 16) CMOS Flash SIMM .....	5-71
APPLICATION NOTE	
AP-316 Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage .....	5-72
ENGINEERING REPORTS	
ER-20 ETOX II Flash Memory Technology .....	5-115
ER-21 The Intel 28F256 Flash Memories .....	5-119
ER-23 The Intel 28F512 Flash Memory .....	5-127
ER-24 The Intel 28F010 Flash Memory .....	5-139
RELIABILITY REPORT	
RR-60 ETOX Flash Memory Reliability Data Summary .....	5-152
ARTICLE REPRINTS	
AR-463 Don't Write Off the U.S. in Memory Chips .....	5-187
AR-465 An In-System Reprogrammable 256K CMOS Flash Memory .....	5-190
AR-467 Cost-Effective Field Reprogrammable Code-Flash Memory Technology ...	5-193
AR-470 A 90 ns 100K Erase/Program Cycle Megabit Flash Memory .....	5-198
AR-471 Endurance Brightens the Future of Flash .....	5-202
AR-472 The Memory Driver .....	5-205

**SAN039975**

## Alphanumeric Index

1 Mbyte (512K x 16) CMOS Flash SIMM .....	5-71
21010 1,048,576 x 1 Bit Dynamic RAM with Page Mode .....	3-11
21014 262,144 x 4 Bit Dynamic RAM with Page Mode .....	3-26
2114A 1024 x 4 Bit Static RAM .....	3-1
21256 262,144 x 1-Bit Dynamic RAM with Page Mode .....	3-42
21464 65,536 x 4 Dynamic RAM .....	3-58
2147H High Speed 4096 x 1 Bit Static RAM .....	3-5
27010 1M (128K x 8) Byte-Wide EPROM .....	4-162
27011 Page-Addressed 1M (8 x 16K x 8) EPROM .....	4-183
27128A 128K (16K x 8) Production and UV Erasable PROMs .....	4-42
2716 16K (2K x 8) UV Erasable PROM .....	4-1
27210 1M (64K x 16) Word-Wide EPROM .....	4-208
27256 256K (32K x 8) Production and UV Erasable PROMs .....	4-63
2732A 32K (4K x 8) UV Erasable PROMs .....	4-9
27512 512K (64K x 8) Production and UV Erasable PROM .....	4-111
27513 Page-Addressed 512K (4 x 16K x 8) UV Erasable PROM .....	4-134
2764A 64K (8K x 8) UV Erasable PROMs .....	4-18
27960CX Pipelined Burst Access 1M (128K x 8) EPROM .....	4-358
27960KX Burst Access 1M (128K x 8) EPROM .....	4-379
27C010 1M (128K x 8) Byte-Wide High-Speed CMOS EPROM .....	4-172
27C011 Page-Addressed 1M (8 x 16K x 8) EPROM .....	4-195
27C020 2M (256K x 8) Byte-Wide High-Speed CMOS EPROM .....	4-229
27C040 4M (512K x 8) Byte-Wide High-Speed CMOS EPROM .....	4-251
27C128 128K (16K x 8) CHMOS UV Erasable PROMs .....	4-53
27C202 Fast Word-Wide 256K (16K x 16) EPROM .....	4-271
27C202C Fast Word-Wide 256K (16K x 16) EPROM .....	4-282
27C203 Fast Pipelined 256K (16K x 16) EPROM .....	4-293
27C203C Fast Pipelined 256K (16K x 16) EPROM .....	4-308
27C210 1M (64K x 16) Word-Wide High-Speed CMOS EPROM .....	4-218
27C213 Fast Pipelined 1M (64K x 16) EPROM .....	4-322
27C220 2M (128K x 16) Word-Wide High-Speed CMOS EPROM .....	4-240
27C240 4M (256K x 16) Word-Wide High-Speed CMOS EPROM .....	4-261
27C256 256K (32K x 8) CHMOS Production and UV Erasable PROMs .....	4-75
27C512 512K (64K x 8) CHMOS Production and UV Erasable PROMs .....	4-122
27C513 Page-Addressed 512K (4 x 16K x 8) UV Erasable PROM .....	4-147
27C64/87C64 64K (8K x 8) CHMOS Production and UV Erasable PROMs .....	4-28
28F010 1024K (128K x 8) CMOS Flash Memory .....	5-47
28F020 2048K (256K x 8) CMOS Flash Memory .....	5-70
28F256 256K (32K x 8) CMOS Flash Memory .....	5-2
28F256A 256K (32K x 8) CMOS Flash Memory .....	5-23
28F512 512K (64K x 8) CMOS Flash Memory .....	5-24
5116S/L 2048-Word by 8-Bit CMOS Static RAM .....	3-72
51256S/L 32768-Word by 8-Bit CMOS Static RAM .....	3-80
5164S/L 8192-Word by 8-Bit CMOS Static RAM .....	3-87
51C68 High Speed CHMOS 4096 x 4-Bit Static RAM .....	3-95
51C98 High Speed CHMOS 16,384 x 4 Static RAM .....	3-101
68C257 256K (32K x 8) CHMOS UV Erasable PROM .....	4-87
87C257 256K (32K x 8) CHMOS UV Erasable PROM .....	4-99
87C75PF Microcontroller Peripheral I/O Port Expander with 32K x 8 EPROM .....	4-335
AB-23 27C202 Interleaved Memory Example .....	4-474
AP-238 Memory Design For The Low Power Microsystem Environment .....	3-136
AP-277 The Quick-Pulse Programming Algorithm .....	4-397
AP-284 Using Page-Addressed EPROMs .....	4-404
AP-315 Latched EPROMs Simplify Microcontroller Designs .....	4-433

**SAN039976**

## Alphanumeric Index (Continued)

AP-316 Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage .....	5-72
AP-318 Intel's 87C75PF Port Expander Reduces System Size and Design Time .....	4-450
AP-74 High Speed Memory System Design Using 2147H .....	3-113
AR-332 Modular Approach to C-MOS Technology Tailors Process to Application .....	3-166
AR-363 EPROMs Adapt to Emerging Developments in Technologies, Configurations, Packages .....	4-575
AR-367 With Its Paged Structure, A 512K EPROM Relaxes System Storage Constraints ..	4-578
AR-406 Use Simple Circuits, Algorithms to Program 512K-Bit EPROMs .....	4-585
AR-414 Marriage of CMOS and PLCC Sparking Rapid Change in Mounting Memories .....	4-591
AR-455 One Time Programmable EPROMs .....	4-593
AR-457 Page-Addressing Expands Addressable Memory in $\mu$ P Systems .....	4-596
AR-458 OTP EPROMs with Quick-Pulse Programming Offer Ideal Mass Production Firmware Storage .....	4-604
AR-463 Don't Write Off the U.S. in Memory Chips .....	5-187
AR-465 An In-System Reprogrammable 256K CMOS Flash Memory .....	5-190
AR-467 Cost-Effective Field Reprogrammable Code-Flash Memory Technology .....	5-193
AR-468 Keeping Data Safe with Nonvolatile Memory .....	4-607
AR-470 A 90 ns 100K Erase/Program Cycle Megabit Flash Memory .....	5-198
AR-471 Endurance Brightens the Future of Flash .....	5-202
AR-472 The Memory Driver .....	5-205
ER-15 The 512K EPROM Family 27512: 512K (64Kx8) EPROM 27513: Page Addressed 512K (4x16Kx8) EPROM The A Stepping .....	4-479
ER-16 Compacted HMOS II-E: The High Density, High Performance EPROM Technology ..	4-486
ER-17 One-Megabit EPROM Family: 27010 128Kx8 Byte-wide EPROM/27011 8x16Kx8 Page-Addressed EPROM/27210 64Kx16 Worldwide EPROM .....	4-490
ER-20 ETOX II Flash Memory Technology .....	5-115
ER-21 The Intel 28F256 Flash Memories .....	5-119
ER-23 The Intel 28F512 Flash Memory .....	5-127
ER-24 The Intel 28F010 Flash Memory .....	5-139
Flash Technology Overview .....	5-1
Intel Memory Technologies .....	2-1
Memory Overview .....	1-1
RAM Family Express .....	3-108
RR-35G EPROM Reliability Data Summary .....	4-501
RR-60 ETOX Flash Memory Reliability Data Summary .....	5-152
RR-62 Dynamic RAM Reliability Report .....	3-180
RR-63 Static RAM Reliability Report .....	3-172

SAN039977



---

**Flash Memories**  
**(Electrically Erasable and**  
**Reprogrammable Non-Volatile**  
**Memories)**

---

**5**



## FLASH A NEW WAY TO DEAL WITH MEMORY

Computers use memory to perform several functions—backup storage, executable code storage, and data manipulation. Today, in systems where the code changes, RAM is used to serve the function of code storage for execution by the processor. RAM also serves the purpose of allowing data manipulation in the same technology. Since DRAM is volatile, mass storage or battery-backed SRAM is used to provide nonvolatility. A small amount of ROM/EPROM also provides the storage technology to start computers (direct executable and nonvolatile).

For almost 20 years, ROM/EPROM (Read Only Memory) has been used to act as code and backup storage in dedicated applications. Scratch pad applications have used a separate RAM component.

Many interesting trends are developing to cause a growing unrest with the current MOS memory solution set.

1. CPU performance has doubled every two years, and I/O (disk) has doubled every ten years, causing a growing I/O bottleneck.
2. Lightweight solid state systems are becoming desirable and feasible in the reprogrammable environment.
3. Code for dedicated applications has grown significantly, making it increasingly difficult to stabilize, especially with standards also changing. Even changing the boot code for reprogrammable systems is becoming a desirable option.
4. Semiconductor memory costs have continued to drop faster than mass storage and are now substantially closer than 5–10 years ago. Today, disk drives are \$5–\$6/megabyte. EPROMs are \$50–\$60/megabyte.

Couple these trends with a breakthrough in MOS memory technology and you have the potential for massive change in system design and performance.

The breakthrough is Flash.

Flash is the missing technology in the MOS memory solution set. It affects all the technologies, and affects them to a greater or lesser degree as cost and performance of Flash improves and system software changes.

Flash is nonvolatile, random access, and rewritable at the same density as EPROM/DRAM. It has higher reliability than DRAM (no alpha particles), and higher reliability than disk. (Flash endurance under typical use far exceeds disks 50K mean time between failures.) Flash combines backup storage, direct execution for code, and rewritability for changes. A reprogrammable system configured around Flash does not need ROM/EPROM to boot, does not need disk for mass storage, and does not need RAM for code execution storage (RAM is still used for data manipulation).

A Flash based system would have no motor, be more reliable, lighter weight, and have higher system performance than a DRAM-based system. A high end system could use optical or other mass storage for archival purposes.

CPU's have the hardware capability to use memory in a cached write fashion today, however system software and hardware is optimized around ROM/RAM/Disk. As users realize the performance, reliability and other benefits that Intel Flash technology can provide, manufacturers will redesign their systems to take advantage of this new method of dealing with memory. Tomorrow's vision is today's choice with Intel Flash memory.

**SAN039979**



PRELIMINARY

## 28F256 256K (32K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm
  - 100  $\mu$ s Typical Byte-Program
  - 4 Second Chip-Program
- 100 Min Erase/Program Cycles (10K Min Version Avail 1H90)
- 12.0V  $V_{pp}$  Supply
- High-Performance Speeds
  - 170 ns Maximum Access Time
- Low Power Consumption
  - 100  $\mu$ A Maximum Standby Current
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm 10\%$   $V_{CC}$  Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™ Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
  - 32-Pin Cerdip
  - 32-Lead PLCC

(See Packaging Spec., Order # 231369)


Intel's 28F256 CMOS flash-memory offers the most cost-effective and reliable alternative for updatable non-volatile memory. The 28F256 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be erased and reprogrammed: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F256 increases memory flexibility, while contributing to time- and cost-savings. The 28F256 is targeted for alterable code- or data-storage applications where traditional E<sup>2</sup>PROM functionality (byte-erase) is either not required or not cost-effective. The 28F256 can also be applied where EPROM ultraviolet erasure is impractical or time-consuming.

The 28F256 is a 256-kilobit non-volatile memory organized as 32768 bytes of 8 bits. Intel's 28F256 is offered in 32-pin Cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Intel's 28F256 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 170 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1V$  to  $V_{CC} + 1V$ .

With Intel's ETOX™ (EPROM tunnel oxide) process base, the 28F256 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

SAN039980



290158-1

Figure 1. 28F256 Block Diagram

SAN039981




Figure 2. 28F256 Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>14</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
$\overline{CE}$	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. $\overline{CE}$ is active low; $\overline{CE}$ high deselects the memory device and reduces power consumption to standby levels.
$\overline{OE}$	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. $\overline{OE}$ is active low.
$\overline{WE}$	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the $\overline{WE}$ pulse. <b>Note:</b> With $V_{pp} \leq V_{CC} - 2V$ , memory contents cannot be altered.
V <sub>pp</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V $\pm$ 10%)
V <sub>SS</sub>		<b>GROUND</b>
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

## APPLICATIONS

The 28F256 flash-memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. The 28F256 is ideal for storing code or data-tables in applications where periodic updates are required. With a minimum of 10,000 erase/program cycles available as an option, the 28F256 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F256 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.


Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 28F256 is soldered to the circuit board. Test codes are programmed into the 28F256 as it resides on the circuit board. Ultimately, the final code can be down-loaded to the device. The 28F256's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate approach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

Designing with the in-circuit alterable 28F256 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F256, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F256's electrical chip-erase, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erase gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 illustrates the interface between the MCS<sup>®</sup>-51 micro-



290158-4

Figure 3. 28F256 in an MCS<sup>®</sup>-51 System

SAN039983




Figure 4. 28F256 in a 80C186 System

controller and one 28F256 flash-memory in a minimum chip-count system. Figure 4 depicts two 28F256s tied to the 80C186 system bus. In both instances, the 28F256's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents. (Comprehensive system design information is included in AP-316, "Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage". Order Number 292046-002).

With cost-effective in-system reprogramming and extended cycling capability, the 28F256 fills the functionality gap between traditional EPROMs and E2PROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F256 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the Vpp pin, the 28F256 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent Identifier™ operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the Vpp pin. In addition, high voltage on Vpp enables erasure and programming of the device. All functions associated with altering memory contents—intelligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent Identifier codes, or output data for erase and program verification.

The command register is only alterable when Vpp is at high voltage. Depending upon the application, the system designer may choose to make the Vpp power supply switchable—available only when memory updates are desired. When high voltage is removed,

Table 2. 28F256 Bus Operations

Operation		Pins	V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	DQ <sub>0</sub> -DQ <sub>7</sub>
READ-ONLY	Read		V <sub>DDL</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out
	Output Disable		V <sub>DDL</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby		V <sub>DDL</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	intelligent ID™ Manufacturer(2)		V <sub>DDL</sub>	V <sub>IL</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 89H
	intelligent ID™ Device(2)		V <sub>DDL</sub>	V <sub>IH</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = B1H or B2H
READ/WRITE	Read		V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out(4)
	Output Disable		V <sub>PPH</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby(5)		V <sub>PPH</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Write		V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In(6)

**NOTES:**

1. V<sub>DDL</sub> may be ground, a no-connect with a resistor tied to ground, or  $\leq V_{CC} - 2.0V$ . V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>DDL</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. Device code B1H requires V<sub>PPH</sub> = 12.0V  $\pm$  5%. Device code B2H requires V<sub>PPH</sub> = 12.75V  $\pm$  0.25V. All other addresses low.
3. 11.5V  $\leq$  V<sub>ID</sub>  $\leq$  13.0V.
4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the intelligent ID™.
5. With V<sub>PP</sub> at high voltage, the standby current equals I<sub>CC</sub> - I<sub>DP</sub> (standby).
6. Refer to Table 3 for valid Data-In during a write operation.
7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

the contents of the register default to the read command, making the 28F256 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" V<sub>PP</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F256 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

## BUS OPERATIONS

### Read

The 28F256 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output-Enable ( $\overline{OE}$ ) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 7 illustrates read timing waveforms.

The read operation only accesses array data when V<sub>PP</sub> is low (V<sub>DDL</sub>). When V<sub>PP</sub> is high (V<sub>PPH</sub>), the read operation can be used to access array data, to output the intelligent Identifier™ codes, and to access data for program/erase verification.

### Output Disable

With Output-Enable at a logic-high level (V<sub>IH</sub>), output from the device is disabled. Output pins are placed in a high-impedance state.

### Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F256's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F256 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

### intelligent Identifier™

The intelligent Identifier operation outputs the manufacturer code (89H) and device code (B1H). Programming equipment automatically matches the device with its proper erase and programming algorithms.

SAN039985



With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage (11.5V–13.0V) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F256 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B1H).

### Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the V<sub>pp</sub> pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level (V<sub>IL</sub>), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

The three high-order register bits (R7, R6, R5) encode the control functions. All other register bits, R4 to R0, must be zero. The only exception is the reset command, when FFH is written to the register. Register bits R7–R0 correspond to data inputs D7–D0.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### COMMAND DEFINITIONS

When low voltage is applied to the V<sub>pp</sub> pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the V<sub>pp</sub> pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F256 register commands.

Table 3. Command Definitions

Command	Bus Cycles	First Bus Cycle			Second Bus Cycle			
		Req'd	Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory	1		Write	X	00H			
Read intelligent ID™(4)	1		Write	X	90H	Read	IA	ID
Set-up Erase/Erase(5)	2		Write	X	20H	Write	X	20H
Erase Verify(5)	2		Write	EA	A0H	Read	X	EVD
Set-up Program/Program(6)	2		Write	X	40H	Write	PA	PD
Program Verify(6)	2		Write	X	C0H	Read	X	PVD
Reset(7)	2		Write	X	FFH	Write	X	FFH

### NOTES:

1. Bus operations are defined in Table 2.
2. IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
PA = Address of memory location to be programmed.  
Addresses are latched on the falling edge of the Write-Enable pulse.
3. ID = Data read from location IA during device identification (Mfr = 89H, Device = B1H).  
EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
4. Following the Read intelligent ID command, two read operations access manufacturer and device codes.
5. Figure 6 illustrates the Quick-Erase™ Algorithm.
6. Figure 5 illustrates the Quick-Pulse Programming™ Algorithm.
7. The second bus cycle must be followed by the desired command register write.

SAN039986

### Read Command

While  $V_{DD}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{DD}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{DD}$  power transition. Where the  $V_{DD}$  supply is hard-wired to the 28F256, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

### Intelligent Identifier™ Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not desired system-design practice.

The 28F256 contains an Intelligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of 31H or 32H. To terminate the operation, it is necessary to write another valid command into the register.

### Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the  $V_{DD}$  pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F256 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 6, the Quick-Erase™ Algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F256. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-

ming Characteristics and Waveforms for specific timing parameters.

#### Program-Verify Command

The 28F256 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing 00H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F256 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 7, the 28F256 Quick-Pulse Programming™ Algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

#### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

#### QUICK-PULSE PROGRAMMING™ ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 100  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{pp}$  at high voltage. Figure 7 illustrates the Quick-Pulse Programming algorithm.


#### QUICK-ERASE™ ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming™ algorithm, to simultaneously remove charge from all bits in the array.

Erase begins with a read of memory contents. The 28F256 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately four seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. A total of seventy-nine erase operations are allowed. Erasure typically occurs in one second. Figure 8 illustrates the Quick-Erase Algorithm.



290158-6

Bus Operation	Command	Comments
Standby		Wait for Vpp Ramp to VppH(1)
		Initialize Pulse-Count
Write	Set-up Program	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Program Operation (t <sub>WHWH1</sub> )
Write	Program(2) Verify	Data = C0H; Stops Program Operation
Standby		t <sub>WHGL</sub>
Read		Read Byte to Verify Programming
Standby		Compare Data Output to Data Expected
Write	Read	Data = 00H; Resets the Register for Read Operations
Standby		Wait for Vpp Ramp to VppL(1)

NOTES:

1. See D.C. Characteristics for value of VppH. The Vpp power supply can be hard-wired to the device or switchable. When Vpp is switched, VppL may be ground, no-connect with a resistor tied to ground, or less than VCC - 2.0V. Refer to Principles of Operation.
2. Program Verify is only performed after byte programming. A final read/compare may be performed (optional) after the register is written with the Read command.

Figure 7. 28F256 Quick-Pulse Programming™ Algorithm

SAN039989




Figure 8. 28F256 Quick-Erase™ Algorithm

SAN039990

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- the lowest possible memory power dissipation and,
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1\ \mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a  $4.7\ \mu\text{F}$  electrolytic capacitor should be placed at the array's power supply

connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### $V_{PP}$ Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### Power Up/Down Sequencing

The 28F256 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 28F256 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady-state value before raising  $V_{PP}$  above  $V_{CC} + 2.0\text{V}$ . In addition, upon powering-down,  $V_{PP}$  should be below  $V_{CC} + 2.0\text{V}$ , before lowering  $V_{CC}$ .

### Additional Information

	Order Number
AP-316, "Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage"	292046
27F256 Data Sheet	290157
ER-21 "Intel's 27F256 and 28F256 Flash Memories"	294004
ER-20 "ETOX™ Flash Memory Technology"	294005
RR-60 "ETOX™ Flash Memory Reliability Data Summary"	293002

SAN039991

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	
During Read	0°C to +70°C(1)
During Erase/Program	0°C to +70°C
Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Voltage on Any Pin with	
Respect to Ground	-2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with	
Respect to Ground	-2.0V to +13.5V(2, 3)
V <sub>DD</sub> Supply Voltage with	
Respect to Ground	
During Erase/Program	-2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with	
Respect to Ground	-2.0V to +7.0V(2)
Output Short Circuit Current	100 mA(4)

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is V<sub>CC</sub> - 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum D.C. voltage on A<sub>9</sub> or V<sub>DD</sub> may overshoot to +14.0V for periods less than 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

**D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE**

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>LI</sub>	Input Leakage Current		± 1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current		± 10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current		30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current		30	mA	Erase in Progress
I <sub>DD5</sub>	V <sub>DD</sub> Leakage Current		± 10	μA	V <sub>DD</sub> = V <sub>DDL</sub>

SAN039992

**D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE** (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{DD1}$	$V_{DD}$ Read Current		200	$\mu A$	$V_{DD} = V_{PPH}$
$I_{PP2}$	$V_{PP}$ Programming Current		30	mA	$V_{PP} = V_{PPH}$ Programming in Progress
$I_{PP3}$	$V_{DD}$ Erase Current		30	mA	$V_{PP} = V_{PPH}$ Erasure in Progress
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} - 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.1$ mA $V_{CC} = V_{CC}$ Min
$V_{OH1}$	Output High Voltage	2.4		V	$I_{OH} = -2.5$ mA $V_{CC} = V_{CC}$ Min
$V_{ID}$	$A_9$ Intelligent Identifier™ Voltage	11.50	13.00	V	$A_9 = V_{ID}$
$I_{ID}$	$A_9$ Intelligent Identifier™ Current		500	$\mu A$	$A_9 = V_{ID}$
$V_{PPL}$	$V_{PP}$ during Read-Only Operations	0.00	$V_{CC} - 2.0V$	V	<b>NOTE:</b> Erase/Program are inhibited when $V_{PP} = V_{PPL}$
$V_{PPH}$	$V_{PP}$ during Read/Write Operations	11.40 12.50	12.60 13.00	V	B1H: $V_{PP} = 12.0V$ Device B2H: $V_{PP} = 12.75V$ Device
$V_{DDV}$	$V_{PPH}$ Difference between Erase/Program & Verify		0.20	V	B1H: $V_{PP} = 12.0V$ Device

**D.C. CHARACTERISTICS—CMOS COMPATIBLE**

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_L$	Input Leakage Current		$\leq 1.0$	$\mu A$	$V_{CC} = V_{CC}$ Max $V_{IN} = V_{CC}$ or $V_{SS}$
$I_{LO}$	Output Leakage Current		$\leq 10$	$\mu A$	$V_{CC} = V_{CC}$ Max $V_{OUT} = V_{CC}$ or $V_{SS}$
$I_{CCS}$	$V_{CC}$ Standby Current		100	$\mu A$	$V_{CC} = V_{CC}$ Max $\overline{CE} = V_{CC} \approx 2V$
$I_{CC1}$	$V_{CC}$ Active Read Current		30	mA	$V_{CC} = V_{CC}$ Max, $\overline{CE} = V_{IL}$ $f = 6$ MHz, $I_{OUT} = 0$ mA
$I_{CC2}$	$V_{CC}$ Programming Current		30	mA	Programming in Progress
$I_{CC3}$	$V_{CC}$ Erase Current		30	mA	Erasure in Progress
$I_{PPS}$	$V_{DD}$ Leakage Current		$\leq 10$	$\mu A$	$V_{PP} = V_{PPL}$



**D.C. CHARACTERISTICS—CMOS COMPATIBLE** (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{PP1}$	$V_{DD}$ Read Current		200	$\mu A$	$V_{PP} = V_{PPH}$
$I_{PP2}$	$V_{PP}$ Programming Current		30	mA	$V_{DD} = V_{PPH}$ Programming in Progress
$I_{PP3}$	$V_{PP}$ Erase Current		30	mA	$V_{PP} = V_{PPH}$ Erase in Progress
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	0.7 $V_{CC}$	$V_{CC} - 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.1$ mA $V_{CC} = V_{CC}$ Min
$V_{OH1}$	Output High Voltage	0.85 $V_{CC}$		V	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC}$ Min
$V_{OH2}$		$V_{CC} - 0.4$			$I_{OH} = -100$ $\mu A$ , $V_{CC} = V_{CC}$ Min
$V_{ID}$	$A_g$ Intelligent Identifier™ Voltage	11.50	13.00	V	$A_g = V_{ID}$
$I_{ID}$	$A_g$ Intelligent Identifier™ Current		500	$\mu A$	$A_g = V_{ID}$
$V_{PPL}$	$V_{PP}$ during Read-Only Operations	0.00	$V_{CC} - 2.0V$	V	<b>NOTE:</b> Erase/Programs are Inhibited when $V_{PP} = V_{PPL}$
$V_{PPH}$	$V_{PP}$ during Read/Write Operations	11.40	12.60	V	$V_{PP} = 12.0V$
$V_{PPDV}$	$V_{PPH}$ Difference between Erase/Program & Verify		0.20	V	B1H; $V_{PP} = 12.0V$ Device

**CAPACITANCE**(1)  $T_A = 25^\circ C$ ,  $f = 1.0$  MHz

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
$C_{IN}$	Address/Control Capacitance		6	pF	$V_{IN} = 0V$
$C_{OUT}$	Output Capacitance		12	pF	$V_{OUT} = 0V$

**NOTE:**


1 Sampled, not 100% tested.

**A.C. TEST CONDITIONS**


Input Rise and Fall Times (10% to 90%) ..... 10 ns  
 Input Pulse Levels .....  $V_{OL}$  and  $V_{OH1}$   
 Input Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$   
 Output Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$

SAN039994

### A.C. TESTING INPUT/OUTPUT WAVEFORM



### A.C. TESTING LOAD CIRCUIT




### A.C. CHARACTERISTICS—Read-Only Operations

Versions		28F256-170 P1C2		28F256-200 P1C2		28F256-250 P1C2		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
$t_{AVAV}/t_{RC}$	Read Cycle Time	170		200		250		ns
$t_{ELOV}/t_{CE}$	Chip Enable Access Time		170		200		250	ns
$t_{AVOV}/t_{ACC}$	Address Access Time		170		200		250	ns
$t_{GLOV}/t_{OE}$	Output Enable Access Time		70		75		80	ns
$t_{ELOX}/t_{LZ}$	Chip Enable to Output in Low Z	0		0		0		ns
$t_{EHQZ}$	Chip Disable to Output in High Z		55		60		65	ns
$t_{GLOX}/t_{OLZ}$	Output Enable to Output in Low Z	0		0		0		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z		35		45		55	ns
$t_{OH}$	Output Hold from Address, $\overline{CE}$ , or $\overline{OE}$ Change <sup>(1)</sup>	0		0		0		ns
$t_{WHGL}$	Write Recovery Time before Read	6		6		6		$\mu$ s

#### NOTES:

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10$  ns.




**SAN039996**

**A.C. CHARACTERISTICS—Write/Erase/Program Operations(1)**

Versions		28F256-170 P1C2		28F256-200 P1C2		28F256-250 P1C2		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time	170		200		250		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time	0		0		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time	60		75		90		ns
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-up Time	50		50		50		ns
t <sub>WDHX</sub> /t <sub>DH</sub>	Data Hold Time	10		10		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read	6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	0		0		0		μs
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time	20		20		20		ns
t <sub>WEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time	0		0		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width	50		60		75		ns
t <sub>WHWL</sub> /t <sub>WPH</sub>	Write Pulse Width High	50		60		75		ns
t <sub>LEH</sub>	Alternate Write Pulse Width	70		80		85		ns
t <sub>WHWH1</sub>	Duration of Programming Operation	95	150	95	150	95	150	μs
t <sub>WHWH2</sub>	Duration of Erase Operation	(2)	(2) - 5%	(2)	(2) - 5%	(2)	(2) - 5%	
t <sub>PEL</sub>	V <sub>DD</sub> Set-Up Time to Chip Enable Low	100		100		100		ns

**NOTES:**


1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.
2. The duration of each erase operation is variable and is calculated in the Quick-Erase™ Algorithm. The duration of the current erase operation is equal to the truncated value of cumulative erase time (CUMTEW) divided by eight (integer divide).  
TEW = Truncated Integer Divider (CUMTEW/8)  
The duration of the erase operation actually applied can exceed the calculated value by a maximum tolerance of 5%. Refer to Figure 6 for additional details.



**Figure 10. A.C. Waveforms for Programming Operations**



# Ordering Information



## VALID COMBINATIONS:

D28F256-170P1C2	N28F256-170P1C2
D28F256-200P1C2	N28F256-200P1C2
D28F256-250P1C2	N28F256-250P1C2

## ADDITIONAL INFORMATION

AP-316, "Using the 28F256 Flash Memory for In-System Reprogrammable Non-Volatile Storage"

ER-21, "Intel's 27F256 and 28F257 Flash Memories"

ER-20, "ETOX™ Flash Memory Technology"

RR-60, "ETOX™ Flash Memory Reliability Data Summary"

Order  
Number  
292046

294004

294005

293002



## 28F256A 256K (32K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm
  - 10  $\mu$ s Typical Byte-Program
  - 0.5 Second Chip-Program
- 10,000 Erase/Program Cycles Minimum
- 12.0V  $\pm$  5% V<sub>pp</sub>
- High-Performance Read
  - 120 ns Maximum Access Time
- CMOS Low Power Consumption
  - 30 mA Maximum Active Current
  - 100  $\mu$ A Maximum Standby Current
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm$  10% V<sub>CC</sub> Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™-II Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
  - 32-Pin Cerdip
  - 32-Lead PLCC

(See Packaging Spec., Order # 231369)

Intel's 28F256A CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F256A adds electrical chip-erasure and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F256A increases memory flexibility, while contributing to time- and cost-savings.

The 28F256A is a 256-kilobit nonvolatile memory organized as 32,768 bytes of 8 bits. Intel's 28F256A is offered in 32-pin cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Extended erase and program cycling capability is designed into Intel's ETOX-II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V V<sub>pp</sub> supply, the 28F256A performs a minimum of 10,000 erase and program cycles well within the time limits of the Quick-Pulse Programming™ and Quick-Erase™ algorithms.

Intel's 28F256A employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 120 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1$ V to V<sub>CC</sub>  $\pm$  1V.

With Intel's ETOX-II process base, the 28F256A leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

SAN040001





PRELIMINARY

## 28F512 512K (64K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
    - 1 Second Typical Chip-Erase
  - Quick-Pulse Programming™ Algorithm
    - 10  $\mu$ s Typical Byte-Program
    - 1 Second Chip-Program
  - 10,000 Erase/Program Cycle Minimum
  - 12.0V  $\pm$  5% V<sub>pp</sub>
  - High-Performance Read
    - 120 ns Maximum Access Time
  - CMOS Low Power Consumption
    - 30 mA Maximum Active Current
    - 100  $\mu$ A Maximum Standby Current
  - Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
  - Noise Immunity Features
    - $\pm$  10% V<sub>CC</sub> Tolerance
    - Maximum Latch-Up Immunity through EPI Processing
  - ETOX™-II Flash-Memory Technology
    - EPROM-Compatible Process Base
    - High-Volume Manufacturing Experience
  - Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
    - 32-Pin Cerdip
    - 32-Lead PLCC
- (See Packaging Spec., Order #231369)

Intel's 28F512 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F512 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F512 increases memory flexibility, while contributing to time- and cost-savings.

The 28F512 is a 512-kilobit nonvolatile memory organized as 65,536 bytes of 8 bits. Intel's 28F512 is offered in 32-pin cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Extended erase and program cycling capability is designed into Intel's ETOX-II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V V<sub>pp</sub> supply, the 28F512 performs a minimum of 10,000 erase and program cycles well within the time limits of the Quick-Pulse Programming™ and Quick-Erase™ algorithms.

Intel's 28F512 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 120 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from -1V to V<sub>CC</sub> - 1V.

With Intel's ETOX-II process base, the 28F512 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

SAN040002




Figure 1. 28F512 Block Diagram




Figure 2. 28F512 Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>15</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
$\overline{CE}$	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. $\overline{CE}$ is active low; $\overline{CE}$ high deselects the memory device and reduces power consumption to standby levels.
$\overline{OE}$	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. $\overline{OE}$ is active low.
$\overline{WE}$	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the $\overline{WE}$ pulse. <b>Note:</b> With $V_{pp} \leq V_{CC} - 2V$ , memory contents cannot be altered.
V <sub>pp</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V $\pm$ 10%)
V <sub>SS</sub>		<b>GROUND</b>
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

SAN040004

## APPLICATIONS

The 28F512 flash-memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. The 28F512 is ideal for storing code or data-tables in applications where periodic updates are required. With a minimum of 10,000 erase/program cycles the 28F512 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F512 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 28F512 is soldered to the circuit board. Test codes are programmed into the 28F512 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F512's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of

EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate approach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

Designing with the in-circuit alterable 28F512 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F512, code updates are implemented locally via an edge-conductor, or remotely over a serial communication link.

The 28F512's electrical chip-erase, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erase gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

With high density, nonvolatility, and extended cycling capability, the 28F512 offers an innovative alternative for mass storage.

Integrating main memory and backup storage functions into directly executable flash memory boosts system performance, shrinks system size, and cuts power consumption. Reliability exceeds that of electromechanical media, with greater durability in extreme environmental conditions.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F512s tied to the 80C186 system bus. The 28F512's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.




Figure 3. 28F512 in a 80C186 System

With cost-effective in-system reprogramming and extended cycling capability, the 28F512 fills the functionality gap between traditional EPROMs and E<sup>2</sup>PROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F512 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the V<sub>pp</sub> pin, the 28F512 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent Identifier™ operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the V<sub>pp</sub> pin. In addition, high voltage on V<sub>pp</sub> enables erasure and programming of the device. All functions associated with altering memory contents—intelligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent Identifier codes, or output data for erase and program verification.

The command register is only alterable when V<sub>pp</sub> is at high voltage. Depending upon the application, the system designer may choose to make the V<sub>pp</sub> power supply switchable—available only when memory updates are desired. When high voltage is removed,

Table 2. 28F512 Bus Operations

Pins		V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	DQ <sub>0</sub> -DQ <sub>7</sub>
READ-ONLY	Read	V <sub>DDL</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out
	Output Disable	V <sub>DDL</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby	V <sub>DDL</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Intelligent Identifier™ (Mfr)(2)	V <sub>DDL</sub>	V <sub>IL</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 89H
	Intelligent Identifier™ (Device)(2)	V <sub>DDL</sub>	V <sub>IH</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 88H
READ/WRITE	Read	V <sub>DDH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out(4)
	Output Disable	V <sub>DDH</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby(5)	V <sub>DDH</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Write	V <sub>DDH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In(6)

NOTES:

1. V<sub>DDL</sub> may be ground, a no-connect; with a resistor tied to ground, or  $\leq V_{CC} - 2.0V$ . V<sub>DDH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>DD</sub> = V<sub>DDL</sub>, memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. V<sub>ID</sub> is the intelligent Identifier high voltage. Refer to DC Characteristics.
4. Read operations with V<sub>DD</sub> = V<sub>DDH</sub> may access array data or the intelligent Identifier™ codes.
5. With V<sub>DD</sub> at high voltage, the standby current equals I<sub>CC</sub> - I<sub>op</sub> (standby).
6. Refer to Table 3 for valid Data-In during a write operation.
7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

the contents of the register default to the read command, making the 28F512 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" V<sub>DD</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F512 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

## BUS OPERATIONS

### Read

The 28F512 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output-Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

When V<sub>DD</sub> is high (V<sub>DDH</sub>), the read operation can be used to access array data, to output the intelligent Identifier™ codes, and to access data for program/erase verification. When V<sub>DD</sub> is low (V<sub>DDL</sub>), the read operation can only access the array data.

### Output Disable

With Output-Enable at a logic-high level (V<sub>IH</sub>), output from the device is disabled. Output pins are placed in a high-impedance state.

### Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F512's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F512 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

### Intelligent Identifier™ Operation

The intelligent Identifier operation outputs the manufacturer code (89H) and device code (88H). Programming equipment automatically matches the device with its proper erase and programming algorithms.

SAN040007

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage  $V_{IH}$  (see DC Characteristics) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F512 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B8H).

### Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the  $V_{pp}$  pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch

used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level ( $V_{IL}$ ), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### COMMAND DEFINITIONS

When low voltage is applied to the  $V_{pp}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{pp}$  pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F512 register commands.

Table 3. Command Definitions

Command	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
		Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory	1	Write	X	00H			
Read intelligent Identifier™ Code(4)	2	Write	X	90H	Read	1A	ID
Set-up Erase/Erase(5)	2	Write	X	20H	Write	X	20H
Erase Verify(5)	2	Write	EA	A0H	Read	X	EVD
Set-up Program/Program(6)	2	Write	X	40H	Write	PA	PD
Program Verify(6)	2	Write	X	C0H	Read	X	PVD
Reset(7)	2	Write	X	FFH	Write	X	FFH

#### NOTES:

- Bus operations are defined in Table 2.
- 1A = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
PA = Address of memory location to be programmed.  
Addresses are latched on the falling edge of the Write-Enable pulse.
- ID = Data read from location 1A during device identification (Mfr = 89H, Device = B8H).  
EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
- Following the Read intelligent ID command, two read operations access manufacturer and device codes.
- Figure 5 illustrates the Quick-Erase™ algorithm.
- Figure 4 illustrates the Quick-Pulse Programming™ algorithm.
- The second bus cycle must be followed by the desired command register write.

SAN040008

### Read Command

While  $V_{pp}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{pp}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{pp}$  power transition. Where the  $V_{pp}$  supply is hard-wired to the 28F512, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

### Intelligent Identifier™ Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F512 contains an Intelligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 30H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of 38H. To terminate the operation, it is necessary to write another valid command into the register.

### Set-up Erase/Erased Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the  $V_{pp}$  pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of the Write-Enable pulse.

The 28F512 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erased). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase™ algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F512. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-



ming Characteristics and Waveforms for specific timing parameters.

#### Program-Verify Command

The 28F512 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F512 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F512 Quick-Pulse Programming™ algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

#### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

#### EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probability

of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The 28F512 is specified for a minimum of 10,000 program/erase cycles. The device is programmed and erased using Intel's Quick-Pulse Programming™ and Quick-Erase™ algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

#### QUICK-PULSE PROGRAMMING™ ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{pp}$  at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.


#### QUICK-ERASE™ ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming™ algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 28F512 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately one second.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 5 illustrates the Quick-Erase algorithm.




Bus Operation	Command	Comments
Standby		Wait for Vpp Ramp to VppH(1)
		Initialize Pulse-Count
Write	Set-up Program	Data = 40H
Write	Program	Valid Address/ Data
Standby		Duration of Program Operation (tWHWH1)
Write	Program <sup>2)</sup> Verify	Data = C0H: Stops Program Operation
Standby		tWHGL
Read		Read Byte to Verify Programming
Standby		Compare Data Output to Data Expected
Write	Read	Data = 00H: Resets the Register for Read Operations
Standby		Wait for Vpp Ramp to VppL(1)

NOTES:

1. See D.C. Characteristics for value of VppH. The Vpp power supply can be hard-wired to the device or switchable. When Vpp is switched, VppL may be ground, no-connect with a resistor tied to ground, or less than Vcc - 2.0V. Refer to Principles of Operation.

2. Program Verify is only performed after byte programming. A final read/compare may be performed (optional) after the register is written with the Read command.  
 3. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Figure 4. 28F512 Quick-Pulse Programming™ Algorithm



Bus Operation	Command	Comments
		Entire memory must = 00H before erasure
Standby		Use Quick-Pulse Programming™ Algorithm (Figure 4) Wait for V <sub>pp</sub> Ramp to V <sub>ppH</sub> (1)
		Initialize Addresses and Pulse-Count
Write	Set-up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (t <sub>WHWH2</sub> )
Write	Erase Verify	Addr = Byte to Verify; Data = A0H; Stops Erase Operation
Standby		t <sub>WHGL</sub>
Read		Read Byte to Verify Erasure
Standby		Compare Output to FFH Increment Pulse-Count
Write	Read	Data = 00H. Resets the Register for Read Operations
Standby		Wait for V <sub>pp</sub> Ramp to V <sub>ppL</sub> (1)

SAN040012

NOTES:

1. See D.C. Characteristics for value of V<sub>ppH</sub>. The V<sub>pp</sub> power supply can be hard-wired to the device or switchable. When V<sub>pp</sub> is switched, V<sub>ppL</sub> may be ground, no-connect with a resistor tied to ground, or less than V<sub>cc</sub> - 2.0V. Refer to Principles of Operation.

2. Erase Verify is performed only after chip-erasure. A final read/compare may be performed (optional) after the register is written with the read command.  
3. **CAUTION: The algorithm MUST BE FOLLOWED** to ensure proper and reliable operation of the device.

Figure 5. 28F512 Quick-Erase™ Algorithm

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- a. the lowest possible memory power dissipation and,
- b. complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1\ \mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-internal-inductance capacitors as close as possible to the devices. Also, for every eight devices, a  $4.7\ \mu\text{F}$  electrolytic capacitor should be placed at the array's power supply connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### $V_{PP}$ Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### Power Up/Down Sequencing

The 28F512 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 28F512 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady-state value before raising  $V_{PP}$  above  $V_{CC} + 2.0\text{V}$ . In addition, upon powering-down,  $V_{PP}$  should be below  $V_{CC} + 2.0\text{V}$ , before lowering  $V_{CC}$ .

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	0°C to +70°C(1)
During Read	0°C to +70°C
During Erase/Program	0°C to +70°C
Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with Respect to Ground	-2.0V to -13.5V(2,3)
V <sub>pp</sub> Supply Voltage with Respect to Ground	
During Erase/Program	-2.0V to -14.0V(2,3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	-2.0V to +7.0V(2)
Output Short Circuit Current	100 mA(4)

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

## NOTES:

1. Operating temperature is for commercial product defined by this specification.
2. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum D.C. voltage on A<sub>9</sub> or V<sub>pp</sub> may overshoot to +14.0V for periods less than 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

## OPERATING CONDITIONS

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

## D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>LI</sub>	Input Leakage Current		±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current		±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE = V <sub>IH</sub>
I <sub>CC1</sub> (1)	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub> (1)	V <sub>CC</sub> Programming Current		30	mA	Programming in Progress
I <sub>CC3</sub> (1)	V <sub>CC</sub> Erase Current		30	mA	Erase in Progress
I <sub>ops</sub>	V <sub>pp</sub> Leakage Current		±10	μA	V <sub>pp</sub> = V <sub>ppL</sub>

SAN040014

## D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{PP1}$	$V_{PP}$ Read Current		200 $\pm 10$	$\mu A$	$V_{PP} = V_{DDH}$ $V_{PP} = V_{DDL}$
$I_{PP2(2)}$	$V_{PP}$ Programming Current		30	mA	$V_{PP} = V_{PPH}$ Programming in Progress
$I_{PP3(2)}$	$V_{PP}$ Erase Current		30	mA	$V_{PP} = V_{PPH}$ Erase in Progress
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} - 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 5.8 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
$V_{OH1}$	Output High Voltage	2.4		V	$I_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
$V_{ID}$	$A_9$ Intelligent Identifier™ Voltage	11.50	13.00	V	
$I_{ID}$	$A_9$ Intelligent Identifier™ Current		500	$\mu A$	$A_9 = V_{ID}$
$V_{DDL}$	$V_{PP}$ during Read-Only Operations	0.00	$V_{CC} - 2.0V$	V	<b>NOTE:</b> Erase/Program are inhibited when $V_{PP} = V_{DDL}$
$V_{DDH}$	$V_{PP}$ during Read/Write Operations	11.40	12.60	V	

## D.C. CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{LI}$	Input Leakage Current		$\pm 1.0$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or } V_{SS}$
$I_{LO}$	Output Leakage Current		$\pm 10$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{OUT} = V_{CC} \text{ or } V_{SS}$
$I_{CCS}$	$V_{CC}$ Standby Current		100	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $\overline{CE} = V_{CC} \pm 0.2V$
$I_{CC1(1)}$	$V_{CC}$ Active Read Current		30	mA	$V_{CC} = V_{CC} \text{ Max}$ , $\overline{CE} = V_{IL}$ $f = 6 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CC2(1)}$	$V_{CC}$ Programming Current		30	mA	Programming in Progress
$I_{CC3(1)}$	$V_{CC}$ Erase Current		30	mA	Erase in Progress
$I_{DD5}$	$V_{DD}$ Leakage Current		$\pm 10$	$\mu A$	$V_{PP} = V_{DDL}$

D.C. CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>PP1</sub>	V <sub>PP</sub> Read Current		200	μA	V <sub>PP</sub> = V <sub>PPH</sub>
			± 10		V <sub>PP</sub> = V <sub>PLL</sub>
I <sub>PP2</sub> (2)	V <sub>PP</sub> Programming Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub> (2)	V <sub>PP</sub> Erase Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>	V <sub>CC</sub> - 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 5.8 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage	0.85 V <sub>CC</sub>		V	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH2</sub>		V <sub>CC</sub> - 0.4			I <sub>OH</sub> = -100 μA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>g</sub> intelligent Identifier™ Voltage	11.50	13.00	V	
I <sub>ID</sub>	A <sub>g</sub> intelligent Identifier™ Current		500	μA	A <sub>g</sub> = V <sub>ID</sub>
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations	0.00	V <sub>CC</sub> - 2.0V	V	NOTE: Erase/Programs are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	11.40	12.60	V	


CAPACITANCE(3) T<sub>A</sub> = 25°C, f = 1.0 MHz

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
C <sub>IN</sub>	Address/Control Capacitance		6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance		12	pF	V <sub>OUT</sub> = 0V


NOTES:

1. Active I<sub>CC</sub> current of a typical device is 12 mA with nominal V<sub>CC</sub> at room temperature.
2. Active I<sub>PP</sub> current of a typical device is 10 mA with nominal V<sub>PP</sub> at room temperature.
3. Sampled, not 100% tested.

### A.C. TESTING INPUT/OUTPUT WAVEFORM



### A.C. TESTING LOAD CIRCUIT



### A.C. TEST CONDITIONS

Input Rise and Fall Times (10% to 90%) ..... 10 ns  
 Input Pulse Levels .....  $V_{OL}$  and  $V_{OH1}$   
 Input Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$   
 Output Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$

### A.C. CHARACTERISTICS—Read-Only Operations

Versions		28F512-120 P1C4		28F512-150 P1C4		28F512-200 P1C4		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
$t_{AVAV}/t_{RC}$	Read Cycle Time	120		150		200		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time		120		150		200	ns
$t_{AVQV}/t_{ACC}$	Address Access Time		120		150		200	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time		50		55		60	ns
$t_{ELOX}/t_{LZ}$	Chip Enable to Output in Low Z	0		0		0		ns
$t_{GLOX}/t_{OLZ}$	Output Enable to Output in Low Z	0		0		0		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z		30		35		40	ns
$t_{OH}$	Output Hold from Address, $\overline{CE}$ , or $\overline{OE}$ Change <sup>(1)</sup>	0		0		0		ns
$t_{WHGL}$	Write Recovery Time before Read	6		6		6		$\mu$ s

#### NOTES:

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10$  ns.

SAN040017





# A.C. CHARACTERISTICS—Write/Erase/Program Operations(1)

Versions		28F512-120 P1C4		28F512-150 P1C4		28F512-200 P1C4		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time	120		150		200		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time	0		0		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time	60		60		75		ns
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-up Time	50		50		50		ns
t <sub>WHDX</sub> /t <sub>DH</sub>	Data Hold Time	10		10		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read	6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	0		0		0		μs
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time before Write	20		20		20		ns
t <sub>WHEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time	0		0		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width(2)	50		50		60		ns
t <sub>LEH</sub>	Alternative Write(2) Pulse Width	70		70		80		ns
t <sub>WHWL</sub> /t <sub>WPH</sub>	Write Pulse Width High	20		20		20		ns
t <sub>WHW1</sub>	Duration of Programming Operation	10	25	10	25	10	25	μs
t <sub>WHW2</sub>	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	ms
t <sub>PEL</sub>	V <sub>pp</sub> Set-Up Time to Chip Enable Low	100		100		100		ns

## NOTES:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- Rise/Fall time ≤ 10 ns.


## ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min	Typ	Max		
Chip Erase Time		0.5(1)	30	Sec	Excludes 00H Programming Prior to Erasure
Chip Program Time		1(1)	12(2)	Sec	Excludes System-Level Overhead
Erase/Program Cycles(3)	10,000	100,000		Cycles	

## NOTES:


- 25°C, 12.0V V<sub>pp</sub>, 10,000 cycles.
- Minimum byte programming time excluding system overhead is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/byte (16 μs × 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
- Refer to RR-60 "ETOX™ Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.

SAN040019




290204-14

Figure 7. 28F512 Typical Programming Time vs. Temperature




290204-15

Figure 8. 28F512 Typical Programming Time vs.  $V_{pp}$  Voltage




290204-16

Figure 9. 28F512 Typical Erase Time vs. Temperature




290204-17

Figure 10. 28F512 Typical Erase Time vs.  $V_{pp}$  Voltage




**Figure 11. A.C. Waveforms for Programming Operations**



**5-45**

# Ordering Information



## Valid Combinations:

D28F512-120P1C4	N28F512-120P1C4
D28F512-150P1C4	N28F512-150P1C4
D28F512-200P1C4	N28F512-200P1C4

## ADDITIONAL INFORMATION

ER-20, "ETOX™ Flash Memory Technology"
ER-23, "The Intel 28F512 Flash Memory"
RR-60, "ETOX™ Flash Memory Reliability Data Summary"
AP-316, "Using Flash Memory for In-System Reprogrammable Nonvolatile Storage"

## Order Number

294005
294007
293002
292046



PRELIMINARY

## 28F010 1024K (128K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm
  - 10  $\mu$ s Typical Byte-Program
  - 2 Second Chip-Program
- 10,000 Erase/Program Cycles Minimum
- 12.0V  $\pm$  5% V<sub>pp</sub>
- High-Performance Read
  - 135 ns Maximum Access Time
- CMOS Low Power Consumption
  - 30 mA Maximum Active Current
  - 100  $\mu$ A Maximum Standby Current
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm$  10% V<sub>CC</sub> Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™-II Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
  - 32-Pin Cerdip
  - 32-Lead PLCC

(See Packaging Spec., Order #231369)

Intel's 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F010 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F010 increases memory flexibility, while contributing to time- and cost-savings.

The 28F010 is a 1024-kilobit nonvolatile memory organized as 131,072 bytes of 8 bits. Intel's 28F010 is offered in 32-pin cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Extended erase and program cycling capability is designed into Intel's ETOX-II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V V<sub>pp</sub> supply, the 28F010 performs a minimum of 10,000 erase and program cycles well within the time limits of the Quick-Pulse Programming™ and Quick-Erase™ algorithms.

Intel's 28F010 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 135 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1$ V to V<sub>CC</sub>  $-1$ V.

With Intel's ETOX-II process base, the 28F010 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

SAN040025






Figure 1. 28F010 Block Diagram

SAN040026




Figure 2. 28F010 Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>16</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
$\overline{CE}$	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. $\overline{CE}$ is active low; $\overline{CE}$ high deselects the memory device and reduces power consumption to standby levels.
$\overline{OE}$	INPUT	<b>OUTPUT ENABLE:</b> Gates the device's output through the data buffers during a read cycle. $\overline{OE}$ is active low.
$\overline{WE}$	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the $\overline{WE}$ pulse. <b>Note:</b> With $V_{pp} \leq V_{cc} - 2V$ , memory contents cannot be altered.
V <sub>pp</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>cc</sub>		<b>DEVICE POWER SUPPLY</b> (5V $\pm$ 10%)
V <sub>ss</sub>		<b>GROUND</b>
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

## APPLICATIONS

The 28F010 flash-memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. The 28F010 is ideal for storing code or data-tables in applications where periodic updates are required. With a minimum of 10,000 erase/program cycles, the 28F010 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F010 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 28F010 is soldered to the circuit board. Test codes are programmed into the 28F010 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F010's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate ap-

proach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

Designing with the in-circuit alterable 28F010 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F010, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F010's electrical chip-erase, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erase gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

With high density, nonvolatility, and extended cycling capability, the 28F010 offers an innovative alternative for mass storage. Integrating main memory and backup storage functions into directly executable flash memory boosts system performance, shrinks system size, and cuts power consumption. Reliability exceeds that of electromechanical media, with greater durability in extreme environmental conditions.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F010s tied to the 80C186 system bus. The 28F010's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

With cost-effective in-system reprogramming and extended cycling capability, the 28F010 fills the functionality gap between traditional EPROMs and E<sup>2</sup>PROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.




Figure 3. 28F010 in a 80C186 System

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F010 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the  $V_{PP}$  pin, the 28F010 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent identifier™ operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP}$  pin. In addition, high voltage on  $V_{PP}$  enables erasure and programming of the device. All

functions associated with altering memory contents—intelligent identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent identifier codes, or output data for erase and program verification.

The command register is only alterable when  $V_{PP}$  is at high voltage. Depending upon the application, the system designer may choose to make the  $V_{PP}$  power supply switchable—available only when memory updates are desired. When high voltage is removed,

Table 2. 28F010 Bus Operations

Pins		$V_{PP}(1)$	$A_0$	$A_9$	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$DQ_0-DQ_7$
Operation								
READ-ONLY	Read	$V_{PPL}$	$A_0$	$A_9$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Data Out
	Output Disable	$V_{PPL}$	X	X	$V_{IL}$	$V_{IH}$	$V_{IH}$	Tri-State
	Standby	$V_{PPL}$	X	X	$V_{IH}$	X	X	Tri-State
	intelligent Identifier™ (Mfr)(2)	$V_{PPL}$	$V_{IL}$	$V_{ID}(3)$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Data = 89H
	intelligent Identifier™ (Device)(2)	$V_{PPL}$	$V_{IH}$	$V_{ID}(3)$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Data = B4H
READ/WRITE	Read	$V_{PPH}$	$A_0$	$A_9$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Data Out(4)
	Output Disable	$V_{PPH}$	X	X	$V_{IL}$	$V_{IH}$	$V_{IH}$	Tri-State
	Standby(5)	$V_{PPH}$	X	X	$V_{IH}$	X	X	Tri-State
	Write	$V_{PPH}$	$A_0$	$A_9$	$V_{IL}$	$V_{IH}$	$V_{IL}$	Data In(6)

## NOTES:

- $V_{PPL}$  may be ground, a no-connect with a resistor tied to ground, or  $\leq V_{CC} - 2.0V$ .  $V_{PPH}$  is the programming voltage specified for the device. Refer to D.C. Characteristics. When  $V_{PP} = V_{PPL}$  memory contents can be read but not written or erased.
- Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
- $V_{ID}$  is the intelligent Identifier high voltage. Refer to DC Characteristics.
- Read operations with  $V_{PP} = V_{PPH}$  may access array data or the intelligent Identifier™ codes.
- With  $V_{PP}$  at high voltage, the standby current equals  $I_{CC} - I_{OP}$  (standby).
- Refer to Table 3 for valid Data-In during a write operation.
- X can be  $V_{IL}$  or  $V_{IH}$ .

the contents of the register default to the read command, making the 28F010 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire"  $V_{PP}$ , making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F010 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

## BUS OPERATIONS

## Read

The 28F010 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output-Enable ( $\overline{OE}$ ) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

When  $V_{PP}$  is high ( $V_{PPH}$ ), the read operation can be used to access array data, to output the intelligent Identifier™ codes, and to access data for program/erase verification. When  $V_{PP}$  is low ( $V_{PPL}$ ), the read operation can only access the array data.

## Output Disable

With Output-Enable at a logic-high level ( $V_{IH}$ ), output from the device is disabled. Output pins are placed in a high-impedance state.

## Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F010's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F010 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

## intelligent Identifier™ Operation

The intelligent Identifier operation outputs the manufacturer code (89H) and device code (B4H). Programming equipment automatically matches the device with its proper erase and programming algorithms.

SAN040030

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage  $V_{IO}$  (see DC Characteristics) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F010 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B4H).

### Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the  $V_{pp}$  pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch

used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level ( $V_{IL}$ ), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### COMMAND DEFINITIONS

When low voltage is applied to the  $V_{pp}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{pp}$  pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F010 register commands.

Table 3. Command Definitions

Command	Bus Cycles	First Bus Cycle			Second Bus Cycle		
		Req'd	Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)
Read Memory	1	Write	X	00H			
Read Intelligent Identifier™ Codes(4)	2	Write	X	90H	Read	1A	ID
Set-up Erase/Erase(5)	2	Write	X	20H	Write	X	20H
Erase Verify(5)	2	Write	EA	A0H	Read	X	EVD
Set-up Program/Program(6)	2	Write	X	40H	Write	PA	PD
Program Verify(6)	2	Write	X	C0H	Read	X	PVD
Reset(7)	2	Write	X	FFH	Write	X	FFH

### NOTES:

1. Bus operations are defined in Table 2.
2. 1A = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify  
PA = Address of memory location to be programmed.  
Addresses are latched on the falling edge of the Write-Enable pulse.
3. ID = Data read from location 1A during device identification (Mfr = 89H, Device = B4H).  
EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
4. Following the Read Intelligent ID command, two read operations access manufacturer and device codes.
5. Figure 5 illustrates the Quick-Erase™ Algorithm.
6. Figure 4 illustrates the Quick-Pulse Programming™ Algorithm.
7. The second bus cycle must be followed by the desired command register write.

SAN040031

### Read Command

While  $V_{pp}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{pp}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{pp}$  power transition. Where the  $V_{pp}$  supply is hard-wired to the 28F010, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

### intelligent Identifier™ Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F010 contains an intelligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B4H. To terminate the operation, it is necessary to write another valid command into the register.

### Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the  $V_{pp}$  pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F010 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase™ algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F010. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-

ming Characteristics and Waveforms for specific timing parameters.

### Program-Verify Command

The 28F010 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F010 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F010 Quick-Pulse Programming™ algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

### EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probability

of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The 28F010 is specified for a minimum of 10,000 program/erase cycles. The device is programmed and erased using Intel's Quick-Pulse Programming™ and Quick-Erase™ algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

### QUICK-PULSE PROGRAMMING™ ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{pp}$  at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.

### QUICK-ERASE™ ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming™ algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 5 illustrates the Quick-Erase algorithm.







Figure 4. 28F010 Quick-Pulse Programming™ Algorithm

SAN040034



Bus Operation	Command	Comments
		Entire Memory Must = 00H Before Erasure
Standby		Use Quick-Pulse Programming™ Algorithm (Figure 4) Wait for Vpp Ramp to VppH(1)
		Initialize Addresses and Pulse-Count
Write	Set-up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (t <sub>WHWH2</sub> )
Write	Erase Verify	Addr = Byte to Verify; Data = A0H: Stops Erase Operation
Standby		t <sub>WHGL</sub>
Read		Read Byte to Verify Erasure
Standby		Compare Output to FFH Increment Pulse-Count
Write	Read	Data = 00H. Resets the Register for Read Operations
Standby		Wait for Vpp Ramp to VppL(1)

NOTES:

1. See D.C. Characteristics for value of VppH. The Vpp power supply can be hard-wired to the device or switchable. When Vpp is switched, VppL may be ground, no-connect with a resistor tied to ground, or less than Vcc - 2.0V. Refer to Principles of Operation.

2. Erase Verify is performed only after chip-erase. A final read/compare may be performed (optional) after the register is written with the read command.

3. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Figure 5. 28F010 Quick-Erase™ Algorithm  
5-57

SAN040035

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- a. the lowest possible memory power dissipation and,
- b. complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1\ \mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a  $4.7\ \mu\text{F}$  electrolytic capacitor should be placed at the array's power supply connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### $V_{PP}$ Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### Power Up/Down Sequencing

The 28F010 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 28F010 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady-state value before raising  $V_{PP}$  above  $V_{CC} - 2.0\text{V}$ . In addition, upon powering-down,  $V_{PP}$  should be below  $V_{CC} - 2.0\text{V}$ , before lowering  $V_{CC}$ .

# ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	
During Read	0°C to +70°C(1)
During Erase/Program	0°C to +70°C
Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Voltage on Any Pin with	
Respect to Ground	-2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with	
Respect to Ground	-2.0V to -13.5V(2, 3)
V <sub>DD</sub> Supply Voltage with	
Respect to Ground	
During Erase/Program	-2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with	
Respect to Ground	-2.0V to +7.0V(2)
Output Short Circuit Current	100 mA(4)

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

## NOTES:

1. Operating temperature is for commercial product defined by this specification.
2. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is V<sub>CC</sub> - 0.5V, which may overshoot to V<sub>CC</sub> - 2.0V for periods less than 20 ns.
3. Maximum D.C. voltage on A<sub>9</sub> or V<sub>pp</sub> may overshoot to -14.0V for periods less than 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

## OPERATING CONDITIONS

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

## D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>LI</sub>	Input Leakage Current		± 1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current		± 10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE = V <sub>IH</sub>
I <sub>CC1</sub> (1)	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub> (1)	V <sub>CC</sub> Programming Current		30	mA	Programming in Progress
I <sub>CC3</sub> (1)	V <sub>CC</sub> Erase Current		30	mA	Erase in Progress
I <sub>DD5</sub>	V <sub>pp</sub> Leakage Current		± 10	μA	V <sub>pp</sub> = V <sub>DDL</sub>

**D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE** (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>PP1</sub>	V <sub>PP</sub> Read Current		200	μA	V <sub>PP</sub> = V <sub>PPH</sub>
			± 10		V <sub>PP</sub> = V <sub>DDL</sub>
I <sub>PP2</sub> (2)	V <sub>PP</sub> Programming Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub> (2)	V <sub>PP</sub> Erase Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> - 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 5.8 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>9</sub> intelligent Identifier™ Voltage	11.50	13.00	V	
I <sub>ID</sub>	A <sub>9</sub> intelligent Identifier™ Current		500	μA	A <sub>9</sub> = V <sub>ID</sub>
V <sub>DDL</sub>	V <sub>PP</sub> during Read-Only Operations	0.00	V <sub>CC</sub> + 2.0V	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>DDL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	11.40	12.60	V	

**D.C. CHARACTERISTICS—CMOS COMPATIBLE**

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>LI</sub>	Input Leakage Current		± 1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current		± 10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		100	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE = V <sub>CC</sub> ± 0.2V
I <sub>CC1</sub> (1)	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub> (1)	V <sub>CC</sub> Programming Current		30	mA	Programming in Progress
I <sub>CC3</sub> (1)	V <sub>CC</sub> Erase Current		30	mA	Erasure in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current		± 10	μA	V <sub>PP</sub> = V <sub>DDL</sub>

**D.C. CHARACTERISTICS—CMOS COMPATIBLE** (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{PP1}$	$V_{PP}$ Read Current		200	$\mu A$	$V_{PP} = V_{PPH}$
			$\pm 10$		$V_{PP} = V_{PPL}$
$I_{PP2(2)}$	$V_{PP}$ Programming Current		30	mA	$V_{PP} = V_{PPH}$ Programming in Progress
$I_{PP3(2)}$	$V_{PP}$ Erase Current		30	mA	$V_{PP} = V_{PPH}$ Erase in Progress
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	$0.7 V_{CC}$	$V_{CC} - 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 5.8 \text{ mA}$ $V_{CC} = V_{CC \text{ Min}}$
$V_{OH1}$	Output High Voltage	$0.85 V_{CC}$		V	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC \text{ Min}}$
$V_{OH2}$		$V_{CC} - 0.4$			$I_{OH} = -100 \mu A, V_{CC} = V_{CC \text{ Min}}$
$V_{ID}$	$A_9$ intelligent Identifier™ Voltage	11.50	13.00	V	
$I_{ID}$	$A_9$ intelligent Identifier™ Current		500	$\mu A$	$A_9 = V_{ID}$
$V_{PPL}$	$V_{PP}$ during Read-Only Operations	0.00	$V_{CC} + 2.0V$	V	<b>NOTE:</b> Erase/Programs are Inhibited when $V_{PP} = V_{PPL}$
$V_{PPH}$	$V_{PP}$ during Read/Write Operations	11.40	12.60	V	


**CAPACITANCE**(3)  $T_A = 25^\circ C, f = 1.0 \text{ MHz}$

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
$C_{IN}$	Address/Control Capacitance		6	pF	$V_{IN} = 0V$
$C_{OUT}$	Output Capacitance		12	pF	$V_{OUT} = 0V$


**NOTES:**

1. Active  $I_{CC}$  current of a typical device is 12 mA with nominal  $V_{CC}$  at room temperature.
2. Active  $I_{OP}$  current of a typical device is 10 mA with nominal  $V_{PP}$  at room temperature.
3. Sampled, not 100% tested.

### A.C. TESTING INPUT/OUTPUT WAVEFORM



### A.C. TESTING LOAD CIRCUIT



### A.C. TEST CONDITIONS


Input Rise and Fall Times (10% to 90%) ..... 10 ns  
 Input Pulse Levels .....  $V_{OL}$  and  $V_{OH1}$   
 Input Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$   
 Output Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$

### A.C. CHARACTERISTICS—Read-Only Operations

Versions		28F010-135P1C4		28F010-150P1C4		28F010-200P1C4		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
$t_{AVAV}/t_{AC}$	Read Cycle Time	135		150		200		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time		135		150		200	ns
$t_{AVQV}/t_{ACC}$	Address Access Time		135		150		200	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time		50		55		60	ns
$t_{ELOX}/t_{LZ}$	Chip Enable to Output in Low Z	0		0		0		ns
$t_{GLOX}/t_{OLZ}$	Output Enable to Output in Low Z	0		0		0		ns
$t_{GHOZ}/t_{OF}$	Output Disable to Output in High Z		30		35		40	ns
$t_{OH}$	Output Hold from Address, $\overline{CE}$ , or $\overline{OE}$ Change <sup>(1)</sup>	0		0		0		ns
$t_{WHGL}$	Write Recovery Time before Read	6		6		6		$\mu$ s

#### NOTES:

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10$  ns.



2902017 9

Figure 6. A.C. Waveforms for Read Operations

SAN040041



# A.C. CHARACTERISTICS—Write/Erase/Program Operations(1)

Versions		28F010-135P1C4		28F010-150P1C4		28F010-200P1C4		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time	135		150		200		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time	0		0		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time	60		60		75		ns
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-up Time	50		50		50		ns
t <sub>WDHX</sub> /t <sub>DH</sub>	Data Hold Time	10		10		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read	6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	0		0		0		μs
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time before Write	20		20		20		ns
t <sub>WEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time	0		0		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width(2)	50		50		60		ns
t <sub>LEH</sub>	Alternative Write(2) Pulse Width	70		70		80		ns
t <sub>WWHL</sub> /t <sub>WPH</sub>	Write Pulse Width High	20		20		20		ns
t <sub>WWH1</sub>	Duration of Programming Operation	10	25	10	25	10	25	μs
t <sub>WWH2</sub>	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	ms
t <sub>PEL</sub>	V <sub>DD</sub> Set-Up Time to Chip Enable Low	100		100		100		ns

## NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.

2. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.

3. Rise/Fall time ≤ 10 ns.

## ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min	Typ	Max		
Chip Erase Time		0.5(1)	30	Sec	Excludes 00H Programming Prior to Erasure
Chip Program Time		2(1)	24(2)	Sec	Excludes System-Level Overhead
Erase/Program Cycles(3)	10,000	100,000		Cycles	


## NOTES:

1. 25°C, 12.0V V<sub>DD</sub>, 10,000 Cycles.

2. Minimum byte programming time excluding system overhead is 16 μsec (10 μsec program + 6 μsec write recovery), while maximum is 400 μsec/byte (16 μsec x 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.


3. Refer to RR-60 "ETOX™ Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.

SAN040042




290207-13

Figure 7. 28F010 Typical Programming Time vs. Temperature




290207-14

Figure 8. 28F010 Typical Programming Time vs.  $V_{pp}$  Voltage



290207-15

Figure 9. 28F010 Typical Erase Time vs. Temperature



290207-16

Figure 10. 28F010 Typical Erase Time vs.  $V_{pp}$  Voltage





Figure 11. A.C. Waveforms for Programming Operations


SAN040045



**Figure 12. A.C. Waveforms for Erase Operations**

**SAN040046**

# Ordering Information



290207-12

## Valid Combinations:

D28F010-135P1C4	N28F010-135P1C4
D28F010-150P1C4	N28F010-150P1C4
D28F010-200P1C4	N28F010-200P1C4

## ADDITIONAL INFORMATION

ER-20, "ETOX™ Flash Memory Technology"
ER-24, "The Intel 28F010 Flash Memory"
RR-60, "ETOX™ Flash Memory Reliability Data Summary"
AP-316, "Using Flash Memory for In-System Reprogrammable Nonvolatile Storage"

## Order Number

294005
294008
293002
292046



## 28F020 2048K (256K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
  - 2 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm
  - 10  $\mu$ s Typical Byte-Program
  - 4 Second Chip-Program
- 10,000 Erase/Program Cycles Minimum
- 12.0V  $\pm$  5%  $V_{pp}$
- High-Performance Read
  - 150 ns Maximum Access Time
- CMOS Low Power Consumption
  - 30 mA Maximum Active Current
  - 100  $\mu$ A Maximum Standby Current
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm$  10%  $V_{CC}$  Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™-II Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinout
  - 32-Pin DIP

(See Packaging Spec., Order # 221269)

Intel's 28F020 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F020 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F020 increases memory flexibility, while contributing to time- and cost-savings.

The 28F020 is a 2048-kilobit nonvolatile memory organized as 262,144 bytes of 8 bits. Intel's 28F020 is offered in 32-pin cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Extended erase and program cycling capability is designed into Intel's ETOX-II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V  $V_{pp}$  supply, the 28F020 performs a minimum of 10,000 erase and program cycles well within the time limits of the Quick-Pulse Programming™ and Quick-Erase™ algorithms.

Intel's 28F020 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 150 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1V$  to  $V_{CC} - 1V$ .

With Intel's ETOX-II process base, the 28F020 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

---

SAN040048



## SM28F001 1 MBYTE (512K x 16) CMOS FLASH SIMM

- High-Performance
  - 135 ns Maximum Access Time
  - 14.81 MB/s Read Transfer Rate
- 100,000 Rewrite Cycles Typical/Component
- Flash Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- 16  $\mu$ s Typical Word Write
  - Up to 1 Mb/s Write Transfer Rate
- Inherent Non-volatility (Zero Retention Power)
  - No Batteries or Disk Required for Back-up
  - 800  $\mu$ A Maximum Standby Current
- ETOX™ Flash-Memory Technology
  - High-Volume Manufacturing Experience
- JEDEC Standard 80-Pin Insertable Module
  - 0.050 Centerline Lead Spacing
  - Upgrade Path through 2 Gbytes
- Hardware Presence Detect
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm 10\%$   $V_{CC}$  Tolerance
  - Maximum Latch-Up Immunity Through EPI Processing
- 12.0V  $\pm 5\%$   $V_{pp}$

Intel's 1 Mbyte flash SIMM (Single In-Line Memory Module) is the most cost-effective and reliable solution for read/write random access nonvolatile memory. The module offers higher performance, lower power, smaller form factor and weight than disk based medium, replacing DRAM and disk in many space constrained reprogrammable and embedded applications. The flash module is also ideal for high performance code and data storage as well as data accumulation. The 1 Mbyte flash SIMM is targeted for fixed and expandable, high density memory in space constrained applications. In addition, the module offers the inherent benefit of board space savings to those unable to take advantage of today's advanced, high density surface mount technology.

The 1 Mbyte Flash SIMM, composed of eight 1 Mb flash memories in plastic leaded chip carrier (N28F010), is organized as 524,288 words of 16 bits. The PLCCs are mounted, four to a side, together with 0.1  $\mu$ F decoupling capacitors on an 80-pin JEDEC standard, low-profile module. The electrical characteristics of the module are very similar to the N28F010.

Intel's 1 Mbyte flash SIMM employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 135 ns access time provides no-WAIT state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 800  $\mu$ A translates into power savings when the memory module is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1V$  to  $V_{CC} - 1V$ .

---

**SAN040049**





# APPLICATION NOTE

AP-316

October 1989

## Using Flash Memory for In-System Reprogrammable Nonvolatile Storage

SAUL ZALES  
DALE ELBERT  
APPLICATIONS ENGINEERING  
INTEL CORPORATION

SAN040050

## 1.0 INTRODUCTION

Intel's ETOX™ II (EPROM tunnel oxide) flash memory technology uses a single-transistor cell to provide in-system reprogrammable nonvolatile storage. Reprogramming entails electrically erasing all bits in parallel and then randomly programming any byte in the array. This new technology offers designers alternatives for two of industry's needs: 1) a cost-effective means of updating program code; and 2) a solid-state approach for non-volatile data accumulation or storage.

This application note:

- introduces you to the concepts of in-system writing;
- discusses the hardware and software considerations for reprogramming flash memories in-system;
- offers a checklist for integrating Intel's flash memories into microprocessor- or microcontroller-based systems; and
- shows an example of an 80C186 design which incorporates flash memory.

## 1.1 PROM Programmer vs System-Processor Controlled Programming

While soldered to a printed circuit board, one of two sources controls flash memory reprogramming: 1) a PROM programmer connected to the board, or 2) the system's own central processing unit (CPU). These are called on-board programming (OBP), and in-system writing (ISW), respectively. With OBP, the PROM programmer supplies the programming voltage ( $V_{pp}$ ) and the programming intelligence; with ISW,  $V_{pp}$  is generated locally and the system itself drives the reprogramming process. Both methods offer a variety of benefits. However this application note focuses on ISW.

### NOTE:

See Appendix A for OPB design considerations.

## 1.2 Information Download and Upload

ETOX II flash memory technology programs extremely quickly, permitting "on-the-fly" programming with unbuffered 19.2K baud data input. The remote ISW system handles the serial communication link for the host interface, as well as the flash memory reprogramming.

### Version Updates (Download)

Flash memories enable code version updates using simple hardware designs. Beyond the basic system, a local  $V_{pp}$  supply is all that is needed for remote code download.

A central host computer can download program code to many remote systems. Flash memory offers this capability without the drawbacks of other technologies. It is solid-state and nonvolatile, thus eliminating mechanical component wear-out (common with disk drives) and the risk of losing updates (a concern with battery-backed RAM). These aspects of flash memory offer major advantages in automated factories, remote systems, portable equipment and other applications. Finally, flash memories provide this capability at a much lower cost than byte-alterable EEPROM and battery-backed SRAM.

### Data Acquisition (Upload)

Intel's flash memories allow single-byte programming for data accumulation applications. A remote data-logger uploads its information to a central host via serial link. The flash memory device is then in-system erased.




Figure 1. These diagrams illustrate OBP and ISW. In OBP, a PROM programmer updates a system's flash memory. The ISW diagram shows a host updating remote flash memory via serial link. The remote system performs the flash reprogramming with its own CPU.


for resumption of data acquisition. This is useful in an advanced electrical power meter, for example. It could be configured to track and monitor power usage and report the data to a central computer for billing and utility management. This reduces the cost of manual door-to-door meter reading.

## 2.0 DEVICE FEATURES AND ISW APPLICATION CONSIDERATIONS

This section gives a brief overview of Intel's flash memory features and explains how they facilitate ISW design.

## 2.1 Flash Memory Pinouts


The 32-pin DIP memory site is forward-compatible from the 256K bit to the 2 Mbit flash memory density. It fits into the 27C010 Mbit EPROM pinout and requires no multiplexed pins. Also, with just a single circuit-board jumper trace, a 28-pin EPROM can be placed in the lower pins of the 32-pin flash memory site. (See Figure 2. Flash Memory Pinouts.) For more information on intertechnology pin compatibility see Ap Brief AB-25.



292046-26

Figure 2. Flash Memory Pinouts

SAN040052



292046-27

Figure 2. Flash Memory Pinouts (Continued)

SAN040053

Table 1. Command Register Instructions

Command	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
		Operation	Addr(1)	Data(2)	Operation	Addr(1)	Data(2)
Read Memory <sup>(3)</sup>	1	Write	X	00H	Read	Valid	Valid
Read intelligent Identifier™	1	Write	X	90H	Read	00/01H	ID
Set-Up Erase/Erase	2	Write	X	20H	Write	X	20H
Erase Verify	2	Write	EA	A0H	Read	X	EVD
Set-Up Program/Program	2	Write	X	40H	Write	PA	PD
Program Verify	2	Write	X	C0H	Read	X	PVD
Reset <sup>(3)</sup>	2	Write	X	FFH	Write	X	FFH

**NOTES:**

- Addresses are latched on the falling edge of the Write-Enable pulse.  
EA = Address of memory location to be read during erase verify.  
PA = Address of memory location to be read during program verify.
- EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
- The second bus cycle must be followed by the next desired command register write, given the proper delay times.

## 2.2 Command Register Architecture

### Simplified Processor Interface

Intel's command register architecture simplifies the processor interface. The command register allows CE\, WE\, and OE\ to have standard read/write functionality. All commands such as "Set-up Program" or "Program Verify" can be written with standard system timings. Raising V<sub>pp</sub> to 12V enables the command register for memory read/write operation, while lowering V<sub>pp</sub> below V<sub>CC</sub> = 2V restores the device to a read only memory.

Writing to the register toggles an internal state-machine. The state-machine output controls device functionality. Some commands require one write cycle, while others require two. The command register itself does not occupy an addressable memory location. The register simply stores the command, along with address and data needed to execute the command. With this architecture, the device expects the first write cycle to be a command and does not corrupt data at the specified address. Table 1 contains a list of command register instructions.

The following sections describe the commands in relation to device operation. For more information on the command register see the appropriate flash memory data sheets, and Section 4.4 "Reprogramming Routines".

### Read Memory Command—00H

This command allows for normal memory read operations with V<sub>pp</sub> turned on. After writing the command and waiting 6 μs, the CPU can read from the memory at system speeds. Once placed in the read mode no further action is required on the command register.

### Read intelligent Identifier™ Command—90H

Most PROM programmers read the device's intelligent Identifier to select the proper programming algorithm. On EPROMs, raising A<sub>9</sub> to the V<sub>pp</sub> level configures the device for this purpose. Since this is unacceptable in-system, you can read the flash memory intelligent Identifier by first writing command 90H. Follow this by reading address 0000 and 0001H for the manufacturer and device ID. Reset the device with the Read Memory command after you have read the identifier.

### Set-Up Erase/Erase Commands—20H

Write this command (20H) twice in succession to initiate erasure. The first write cycle sets up the device for erasure. The device starts erasing itself on the second command's rising edge of Write-Enable. You must stop erasure by issuing the Erase Verify command.

**NOTE:**

Prior to erasure, it is necessary to program all bytes to the same level (data = 00H). See the Quick-Erase™ algorithm for more details.

SAN040054

### Erase Verify Command—A0H

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified to see if they erased. Write the Erase Verify command (A0H) to stop erasure and set-up verification.

The device latches the address to be verified on the falling edge of WE $\bar$  and the actual command on the rising edge. Wait 6  $\mu$ s before reading the data at the address specified on the previous write cycle.

The flash memory applies an internally-generated reference voltage to the addressed byte. Reading 0FFH from the addressed byte in this mode indicates that all bits in the byte are erased with sufficient margin to VCC and temperature fluctuations.

If the location is erased, then repeat the Erase Verify procedure for the next address location. Write the command prior to each byte verification to latch the byte's address. Continue this process for each byte in the array until a byte does not return 0FFH data, or the last address is accessed.

In the case where the data read is not 0FFH, perform another erase operation. (Refer to Set-up Erase/Erase). Continue verifying from the address of the last verified byte. Once you have accessed the last address, erasure is complete and you can proceed to program the device. Terminate the erase verify operation by writing another valid command (e.g., Program Set-up).

### Set-up Program/Program Commands—40H

Write this command (40H) twice in succession to initiate programming. The first write cycle sets up the device for programming. The device latches address and data on the falling and rising edges of the second write cycle, respectively. It also begins programming on the rising edge. You stop the programming operation by issuing the Program Verify command.

### Program Verify Command—C0H

Flash memory devices program on a byte-by-byte basis. After each programming operation, the byte just programmed must be verified. Write the Program Verify command (C0H) to stop programming and set-up verification. The device executes this command on the rising edge of Write-Enable. The program Verify command stages the device for verification of the byte last programmed. No new address information is latched.

The flash memory applies an internally-generated reference voltage to the addressed byte. Wait 6  $\mu$ s before reading the data at the address programmed. Reading valid data indicates that the byte programmed successfully.

### Command Register Reset—FFH

Flash memories reset to the read mode during power-up, and remain in this mode as long as Vpp is less than VCC + 2V. If your system leaves Vpp turned-on during a system reset, then incorporate a command register device reset into the hardware initialization routines. This is necessary because the CPU might be controlling programming or erasure when the system reset hits. Reset the flash memory early in the boot routine to minimize potential over-programming or over-erasure.

Write the reset command (0FFH) twice in succession to reset the device. The double write is necessary because of the state-machine reprogramming structure. For example, suppose the system is reset after a Set-up Program command. The flash memory state machine expects the next write cycle to contain valid address and data for programming, followed by another write cycle for program verification. The first Reset command will be mistaken for program data but will not corrupt the existing data. This is because the command (data = 0FFH) is a null condition for flash memory programming. Only data bits programmed to zero pull charge onto the memory cell and change the data. The second write cycle actually resets the device to the read function. Following the second reset cycle, you can write the next command (Read, Program Set-up, Erase Set-up, etc.).

If the Vpp supply is turned off upon system reset, the software reset is not required. The flash memory will reset itself automatically when Vpp powers down.

### Data Protection on Power Transitions

The command register architecture offers another benefit in addition to simplified processor interface—during system power-up and power-down it protects data from corruption by unstable logic. Erasure or programming require Vpp to be greater than VCC + 2V and the proper command sequence to be initiated. For example the CPU must write the erase command twice in succession. The odds of this occurring randomly are slim. For even greater security, you can switch Vpp as discussed in Section 3.13.

## 2.3 Vpp Specifications

Flash memories, like EPROMs, require a 12V externally-generated power supply for reprogramming. Intel's Vpp specifications 12.0V  $\pm$  0.6V (5%) is compatible with most off-the-shelf (or available in-system) power supplies. (Note, Section 3.1 discusses Vpp generation techniques, and Appendix B shows different circuit alternatives.)

It is essential to use the specified  $V_{pp}$  when reprogramming the flash memory device. Once the command to erase, program, or verify is issued, the device internally generates the required voltages from the  $V_{pp}$  supply. The command register controls selection of internal reference circuitry tapped off of  $V_{pp}$ . An improper  $V_{pp}$  level causes the references to be wrong, degrading the performance of the part.

(When programming U.V. EPROMs,  $V_{CC}$  is raised to 6.5V. On flash memories, the  $V_{pp}$  reference circuitry and command register architecture provide the same function while keeping  $V_{CC}$  and  $V_{pp}$  at static levels. An incorrect  $V_{CC}$  level during U.V. EPROM programming poses similar hazards to improper  $V_{pp}$  levels on flash memories.)

The hardware design section discusses various methods for generating  $V_{pp}$ .

### 3.0 HARDWARE DESIGN FOR ISW

Covered in this section are the following:

- Description of ISW-specific functional system blocks including memory requirements
- $V_{pp}$  generation techniques
- Communication Considerations




Figure 3. System Block Diagram

#### System Level Hardware Requirements for ISW:

- processor or controller
- limited amount EP/ROM or other flash memory devices for boot code, communications s/w, and re-programming algorithms

- limited amount of RAM for variable storage (i.e., stacks, buffers, and other changing parameters)
- communications capability
- flash memory for nonvolatile code or data storage needs
- $V_{pp}$  generator or regulator

All of the functional blocks in Figure 3 are typical of any embedded or reprogrammable system with the exception of the  $V_{pp}$  generator. Some microcontrollers have on-chip EP/ROM, RAM and a serial port. With these devices, implementation of the ISW capability requires little additional hardware.

The next section discusses  $V_{pp}$  generation techniques and communications design considerations.

### 3.1 $V_{pp}$ Generation

A static  $V_{pp}$  is needed to reprogram flash memories. The  $V_{pp}$  voltage can be generated by:

- 1) regulating it down from a higher voltage;
- 2) pumping it up from a lower voltage (i.e., charge pump, DC/DC converter, etc.); or
- 3) designing or specifying the system's 12V supply with the required ISW tolerances and specifications.

Sufficient current for reprogramming should be considered when selecting your  $V_{pp}$  generation option. Parallel reprogramming for flash memory in 16-bit or 32-bit systems will require, respectively, 2X or 4X additional current capability.

#### 3.1.1 REGULATING DOWN FROM HIGHER VOLTAGE

$V_{pp}$  is obtained from a higher voltage by using a linear regulator. Given the higher voltage, regulation offers the least expensive method of generating  $V_{pp}$ . Standard three terminal 12V  $\pm 1\%$ ,  $\pm 2\%$ ,  $\pm 4\%$  non-adjustable regulators are available off-the-shelf. Some regulators have on/off control built-in. (See Appendix B,  $V_{pp}$  Circuit #1.) All regulators require a minimum input voltage greater than the output voltage. (See Appendix B,  $V_{pp}$  Circuit #2 and #3.)

#### 3.1.2 PUMPING 5V UP TO 12V

$V_{pp}$  can be obtained by pumping  $V_{CC}$  and regulating it to the proper voltage. A voltage charge-pump can be designed and built by using a charge-pump integrated circuit and some discrete components (see Appendix B,  $V_{pp}$  Circuit #4 and #5) or by using a monolithic DC/DC converter (see Appendix A,  $V_{pp}$  Circuit #6).

When using adjustable circuits containing discrete components, design the output voltage so it falls within the  $V_{pp}$  specifications for all corners of the components' skew (i.e.,  $V_{CC} = 10\%$ ;  $R_x = 1\%$ ;  $R_y = 1\%$ , etc.). Include the resistors' temperature coefficients in the calculation matrix. Note that each of the various components can add error to the  $V_{pp}$  supply.

The monolithic DC/DC converter shown in Appendix B Circuit #6 fits into a 24-pin socket. It offers the advantages of close temperature tracking and ease of implementation. It has also been characterized at temperatures and meets all the  $V_{pp}$  specifications. Appendix C contains a partial list of vendors selling DC/DC converters.

Most DC/DC converters are only 50–60% efficient, so heat dissipation may be a concern. Some discrete boost circuits such as Appendix B, Circuit #5, offer much higher efficiency (70–85%).

In all  $V_{pp}$  generation methods, a capacitor on the input voltage terminals reduces the output noise voltage. Some power supplies (Appendix B, Circuits #3 and #4) specify a large-valued capacitor to decrease the Effective Series Resistance (ESR). Place a 0.1  $\mu F$  capacitor within 0.25 inches of each flash memory's  $V_{pp}$  input (in addition the one on the  $V_{pp}$  generator's input).

#### NOTE:

The ESR is inversely proportional to the capacitance value and the rated working voltage. To lower the ESR choose a capacitor with a large capacitance and a high working voltage (i.e., above 100V).

### 3.1.3 ABSOLUTE DATA PROTECTION— $V_{pp}$ ON/OFF CONTROL

With  $V_{pp}$  below  $V_{CC} - 2V$ , internal circuitry disables the command register and eliminates the possibility of inadvertent erasure or programming. Switching the  $V_{pp}$  supply off provides the secondary benefits of improved power and thermal management.

There are two ways to switch  $V_{pp}$  on and off

- 1) directly switch the  $V_{pp}$  generator's output, or
- 2) switch the input voltage supplying the regulation circuit.

Any switching circuit will cause a voltage drop, so choose a switch with this drop in mind. Some power supplies have asymmetrical tolerances on 12V (i.e.,  $-5\%$ ,  $+4\%$ ). Flash memory allows the 12V supply to drop as low as  $-5\%$ . The 1% difference between the supply and the device requirement allows the switch to have an ON resistance voltage drop of 0.12V. Continuing with this example, assume the system only reprograms one flash memory at a time. The current through the switch into the flash is  $I_{pp} = 30$  mA. Solving for

the allowable resistance across the switch:  $R = V/I = (0.12V)/(30 \text{ mA}) = 4 \text{ Ohms}$ . See Figure 4. Example Voltage Drop Across Switch.




Figure 4

Controlling the input voltage of a DC/DC converter with a MOSPOWER FET is a straightforward approach. (See Appendix B, Circuit #6.) Choose the FET switch carefully. It should have a very low on-resistance to minimize the voltage divider effect of the converter and FET switch. If the voltage across the FET switch is too high, the converter will not have the proper input voltage to meet its specifications. Always design the switching circuit with sufficient margin to maximum  $V_{pp}$  and  $V_{CC}$  load currents.

### 3.1.4 WRITES AND READS DURING $V_{pp}$ TRANSITIONS

After switching  $V_{pp}$  off, the CPU can read from the flash memory without waiting for the capacitors on  $V_{pp}$  to bleed off. To do this, write the Read Memory command prior to issuing the  $V_{pp\_OFF}$  instruction. Alternatively, the device resets automatically to read mode when  $V_{pp}$  drops below  $V_{CC} - 2V$ .

Raising  $V_{pp}$  to 12V enables the command register. You must wait 100 ns after  $V_{pp}$  achieves its steady state value before writing to the command register. Remember that the steady state  $V_{pp}$  settling time depends on both the power supply slew rate and the capacitive load on the  $V_{pp}$  bus.

### 3.1.5 OTHER $V_{pp}$ CONSIDERATIONS

The  $V_{pp}$  pin is an MOS input which can be damaged by electrostatic discharge (ESD). In OBP applications, an external power source supplies  $V_{pp}$  and then is removed. Electrostatic charge can build up on the floating  $V_{pp}$  pin. You can solve this problem by one of two means: 1) tie the pin to  $V_{CC}$  through a diode and pull-up resistor (Figure 5a) or through a resistor to ground (Figure 5b). With either approach use a 10 K $\Omega$  resistor to minimize  $V_{pp}$  power consumption.

SAN040057






Figure 5

**NOTE:**

Typically EPROMs require  $V_{pp}$  to be within one diode drop of  $V_{CC}$  for optimal standby power consumption. Either approach can be used with the flash memory.

ISW applications do not require this ESD protection as most regulators and charge pumps contain a voltage divider on the output stage. A divider provides a resistive path to ground even with the supply turned off. (Note: check the schematics of the  $V_{pp}$  supply chosen.) However, if you directly switch the  $V_{pp}$  supply, add the resistor to ground; the switch isolates the  $V_{pp}$  pin and allows charge to build up.

**3.1.6  $V_{pp}$  CIRCUITRY AND TRACE LAYOUT**

You should lay out  $V_{pp}$  circuitry and traces for high frequency operation since programming power characteristics exhibit an AC current component. Use the following standard power supply design rules:

- Keep leads as short as possible and use a single ground point or ground plane (a ground plane eliminates problems).
- Locate the resistor network (or a regulator) as close as possible to the adjustment pin to minimize noise pick-up in the feedback loop. The resistor divider network should also be as short as possible to minimize line loss.
- Keep all high current loops to a minimum length using copper connections that are as wide as possible. (This will decrease the inductive impedance which otherwise causes noise spikes.)
- Place the voltage regulator as close to the flash memory as practical to avoid an output ground loop. Excessive lead length results in an error voltage across the distributed line resistance.
- Separate the input capacitor return from the regulator load return line. This eliminates an input ground loop, which could result in excessive output ripple.

**3.2 Communications—Getting Data to and from the Flash Memory**

The flash memory does not care about the origin of the data to be programmed. The data could be downloaded from a serial link, parallel link, disk drive, or generated locally as in data accumulation applications.

While most systems communicate via serial link, sending a font to a printer's flash memory is an example of a parallel interface. In either format, designers must decide whether or not to buffer the incoming data. Error-free serial protocols will require buffering for reconstruction of information packets. With equal capacity of RAM or flash memory in a system, the download time would only be limited by the speed of the communication link.

Both worst case and typical analysis must be done for real time download and un-buffered programming. The maximum transmission rate is 19.2K baud assuming worst case programming times. The time between characters at 19.2K baud is 520  $\mu$ s; the worst case byte programming time is approximately 0.5 ms (including software overhead). Typical byte programming takes 16  $\mu$ s which allows for much higher unbuffered transmission rates. However, a single byte can take up to the full 400  $\mu$ s specified time (plus software overhead), so you should not base transmission rate on typical programming times.

Partial buffering or FIFO schemes can also be implemented to increase transmission rates. An argument for buffering is reduction of interconnect time and costs.

**4.0 SOFTWARE DESIGN FOR ISW**

Covered in this section are the following software requirements:


- system integration of ISW
- reprogramming considerations for single- and multiple-flash memory based designs.

**4.1 System Integration—Boot Code Requirements**

Boot code in remote systems should contain various ISW-specific procedures in addition to standard initialization and diagnostic routines.

The most dependable boot code for remote version updates contains some basic communications capability and the ISW reprogramming algorithms. Thus, a data-link disruption while reprogramming would be recoverable. For manufacturing flexibility, this boot memory could be an OBP 256K flash memory.

1. Bootstrap, and reset flash memory;
2. Check "HOST\_INT" and "VALID\_AP" flags:  
If HOST\_INT is inactive and VALID\_AP = 4150H, jump to application start address;
3. If VALID\_AP <> 4150H, loop and wait for host (the link probably went down during update);
4. When "HOST\_INT" is active, vector to host interaction code.  
(See next section.)



292046-9

Figure 6. Example of ISW Integration to the Boot Sequence

An alternative to storing these routines in a separate boot device is storing them in the flash memory containing the program code. Prior to erasure, the CPU would transfer the ISW routines to system RAM and execute from there. This type of approach is suitable for systems with back-up power supplies.

The communication link could be disrupted during reprogramming, leaving the device in an unknown configuration. Therefore, the boot code should reset the flash memory and check two ISW flags. The following section discusses the flag check concept.

#### 4.1.1 ISW FLAG CHECK

After resetting the flash memories and initializing other system components, the CPU should check the communications link for a host interrupt. We will call this the HOST\_INT flag. Had the communication link gone down prior to completion of downloading, then the host would have to re-establish contact to complete the task.

Assuming no HOST\_INT request has been made, the boot protocol then checks a data sequence in the flash memory signifying a valid application (VALID\_AP). You program this sequence into the memory array after confirmation of a successful download. If a download is interrupted midway through erasure or programming, then the VALID\_AP flag locations will not contain the VALID\_AP code. On the next system bootstrap the CPU recognizes this and holds up system boot until valid code is programmed. In Figure 6 an example flag protocol uses the VALID\_AP sequence of 4150H (ASCII codes for "AP").

## 4.2 Communication Protocols and Flash Memory ISW

The remote download communications protocol must guarantee accurate transmission of flash memory in-

structions and program code. This protocol can be as simple as a read-back technique or as complex as an error-free transmission protocol. (See Figure 7 for possible system-level flash memory instructions.)

A simple read-back technique optimizes download for boot code memory needs and ease of implementation. The embedded CPU echoes the flash memory instruction (i.e., Erase or Program) to the host, and waits for a confirmation prior to execution. After programming the update, the remote system checks the update by transmitting it back to the host for confirmation. The remote system then programs the VALID\_AP sequence. Note that programming and reading back 64 Kbytes at 19.2K baud takes about 0.57 minutes per direction:

$$(65,536 \text{ bytes}) * (10 \text{ bits/byte}) * (1 \text{ sec}/19.2 \text{ Kbits}) * (1 \text{ min}/60 \text{ sec}) = 0.57 \text{ minutes.}$$

Implementing either software- or hardware-based error-free communications protocol improves transmission efficiency. It eliminates the possibility of errant data being programmed if not buffered and checked, and optimizes the download process for transmission time. Additionally, file compression and decompression routines can improve the transmission rate.

General ISW instructions include:  
 STATUS CHECK  
 INITIATE REPROGRAMMING  
 MOVE ISW ROUTINES FROM FLASH MEMORY TO RAM  
 (If not resident in separate boot memory)  
 Data accumulation-specific commands include:  
 RETRIEVE DATA  
 ERASE FLASH MEMORY

Figure 7. Sample System-Level ISW Instruction Set

SAN040059

### Status Check

The host should request a status update from the remote system prior to sending a reprogramming instruction. Depending on the response, the host may break the link and reconnect later, or it may send an erasure or data-upload command. This type of handshaking is necessary when system downtime for reprogramming might not be acceptable. An example of this is an automated factory where robots handle caustic chemicals.

### 4.3 Data Accumulation Software Techniques

Data can be accumulated in a remote environment with flash memory and then uploaded to a host computer for manipulation. You can adapt various standard data-logging techniques for use with flash memory. With any technique, you determine the next available memory location by reading for erased data (0FFH). This address would only be located once on system bootstrap and then recalled from RAM and incremented as needed.

Given a repeating data string of known length and composition, program start and stop codes at either end of the string. Do not pick 00H or 0FFH data for these codes because they are used during erasure. The start and stop codes enable the CPU to differentiate between available memory for logging and logged data equal to 00H or 0FFH.

For non-regular data input, you can address this same issue by programming the logged data followed by the variable identifier. Again, do not pick 00H or 0FFH data for the variable identifiers.

With any technique, the host computer separates and manipulates the data after the uploading operation.

### 4.4 Reprogramming Routines

Intel's ETOX flash memories provide a cost-effective updatable, non-volatile code storage medium. The reliability and operation of the device is based on the use of specified erasure and programming algorithms.

Intel offers reprogramming software drivers to make it easy for you to design and implement flash memory applications. The software is designed around the CPU-family architectures and requires minimal modification to define your system parameters. For example, you supply the memory width (8-bit, 16-bit, or 32-bit), system timing, and a subroutine for control of Vpp.

#### NOTE:

Contact your nearest sales office for details.

If you prefer to implement the algorithms yourself, they are outlined in the device data sheets. Command register instructions required for the various operations are included in the data sheet flow charts.

The following sections describe both single-device and multiple-device parallel reprogramming implementations.

#### 4.4.1 Quick-Erase™ Algorithm

Flash memories chip-erase all bits in the array in parallel. The erase time depends on the Vpp voltage level (11.4V–12.6V), temperature, and number of erase/write cycles on the part. See the device data sheets for specific parametric influences on reprogramming times.

*Note that prior to erasing a flash memory device the processor must program all locations to 00H. This equalizes the charge on all memory cells insuring uniform and reliable erasure.*

#### Algorithm Timing Delays

The Quick-Erase algorithm has three different time delays:

- 1) The first is an assumed delay when Vpp first turns on. The capacitors on the Vpp bus cause an RC ramp. After switching on Vpp, the delay required is proportional to the number of flash memory devices times 0.1  $\mu$ F/device. Vpp must reach its final value 100 ns before the CPU writes to the command register. Systems that hardwire Vpp to the device can eliminate this delay.
- 2) The second delay is the "Time Out TEW" function, where TEW is the erase timing width. The function occurs after writing the erase command (the second time) and before writing the erase-verify command. The erase-verify command internally stops erasure. To insure proper device operation, the CPU must issue this command, or the device will continue to erase until the memory cells are driven into depletion. Should this happen the internal decode circuitry will no longer select unique addresses. A symptom of this condition (over-erasure) is an error when the CPU attempts to program the next time. One can occasionally recover over-erased devices by programming all addresses with data = 00H.  
TEW for ETOX II flash memories is 10 ms  $\pm$  500  $\mu$ s. This delay can be either software or hardware controlled. Either way, the timing tolerance allows for interrupt-driven timeout routines. It is the responsibility of the designer to insure a high interrupt-priority to the timer such that response latency is within 500  $\mu$ s allowed for TEW.
- 3) The third delay in the erase algorithm is a 6  $\mu$ s time out between writing the erase verify command and reading for 0FFH. During this delay, the internal voltages of the memory array are changing from the

erase levels to the verify levels. A read attempt prior to waiting 6  $\mu$ s will give false data—it will appear that the chip does not erase. Repeatedly trying to erase verify the device without waiting 6  $\mu$ s will cause over-erasure. This delay is short enough that it is best handled with software timing.

### High Performance Parallel Device Erasure

In applications containing more than one flash memory, you can erase each device serially or you can reduce total erase time by implementing a parallel erase algorithm.<sup>7</sup> You save time by erasing all devices at the same time. However, since flash memories may erase at different rates, you must verify each device separately. This can be done in a word-wise fashion with the command register Reset command and a special masking algorithm.

Take for example the case of two-device (parallel) erasure. The CPU first writes the data word erase command 2020h twice in succession. This starts erasure. After 10 ms, the CPU writes the data word verify command A0A0h to stop erasure and setup erase verification.

If both bytes are erased at the given address, then the CPU increments the address (by 2) and then writes the verify command A0A0h again. If neither byte is erased, then the CPU issues the erase sequence again without incrementing the address.

Suppose at the given address only the low byte verifies FFh data? Could the whole chip be erased? The answer is yes. Rather than check the rest of the low byte addresses independently of the high byte, simply use the reset command to mask the low byte from erasure and erase verification on the next erase loop. In this example the erase command would be 20FFh and the verify command would be A0FFh. Once the high byte verifies at that address, the CPU modifies the command back to the default 20A0h and A0A0h, increments the address by 2, and writes the verify command to the next address.

See Figure 8 for a conceptual view of the parallel erase flow chart and Appendix D for the detailed version. These flow charts are for 16-bit systems and can be expanded for 32-bit designs.




Figure 8. High Performance Parallel Erasure (Conceptual Overview)

SAN040061

<sup>7</sup> Parallel Erasure and Programming require appropriate choice of V<sub>pp</sub> supply to support the increased power consumption.

#### 4.4.2 Quick-Pulse Programming™ Algorithm

Flash memories program with a modified version of the Quick-Pulse Programming algorithm used for U.V. EPROMs. It is an optimized closed-loop flow consisting of 10  $\mu$ s program pulses followed by byte verification. Most bytes verify after the first pulse, although some may require more passes through the pulse/verify loop. As with U.V. EPROMs, this algorithm guarantees a minimum of ten years data retention. See the device data sheets for more details on the programming algorithm.

#### Algorithm Timing Delays


The Quick-Pulse Programming algorithm has three different time delays:

- The first and third—V<sub>pp</sub> set-up and verify set-up delays—are the same as discussed in the erasure section. In this case the third delay is for the transition between writing the Program Verify command and reading for valid data.

- The second delay is the "Time Out 10  $\mu$ s" function, which occurs after writing the data and before writing the program-verify command. This write command internally stops programming. It is essential to issue the command, or the device will continue to program until told to stop. The section entitled "Pulse Width Timing Techniques" gives 86-family assembly code for generating a 10  $\mu$ s timer routine.

#### High Performance Parallel Device Programming

Software for word- or double-word programming can be written in two different manners. The first method offers simplicity of design and minimizes software overhead by using a byte programming routine on each device independently. Here you increment the address by 2 or 4 when addressing 1 of 2 or 4 devices, respectively. The second method offers higher performance by programming the word or double-word data in parallel. This method manipulates the command register instructions for independent byte control. See Figure 9 for conceptual 2-device parallel programming flow chart and Appendix E for the detailed version.



\*You mask the device by substituting a Reset command for the Program and Verify commands. That way, the programmed bytes do not get further programmed on subsequent pulses.

Figure 9. Parallel Programming Flow Chart (Conceptual Overview)

**NOTE:**

Word or double-word programming assumes 2 or 4 8-bit flash memory devices.

**Parallel Programming Algorithm Summary:**

- Decreases programming time by programming 2 flash memories (16 bits) in parallel. The algorithm can be expanded for 32-bit systems.
- Eliminates tracking of high/low byte addresses and respective number of program pulses by directing the CPU to write data-words (16-bit) to the command register.
- Maintains word write and word read operations. Should a byte on one device program prior to a byte on the other, the CPU continues to write word-commands to both devices. However, it deselects the verified byte with software commands. An alternative is to independently program high and low bytes using hardware select capability.

#### 4.4.3 Pulse Width Timing Techniques

Software or hardware methods can be used to generate the timing required for erasure and programming. With either method you should use an in-circuit emulator (ICE™) and an oscilloscope to verify proper timing. Also remove the flash memory device from the system during initial algorithm testing. Incorrect timing can not only shorten the flash memory's life, but it can also affect system operation and reliability.

#### Software Methods and Examples

Software loops are easily constructed using a number of techniques. Timing loops need to be done in assembly language so that the number of clock cycles can be obtained from the instructions.

In order to calculate a delay loop three things are needed—

- 1) processor clock speed,
- 2) clock cycles per instruction, and
- 3) the duration of the delay loop.

As an example, the 80C186 divides the input clock by 2. With a 20 MHz input clock the processor's internal clock runs at 10 MHz. This translates to a 100 ns cycle time. Delays can be made by loading the CX register with a count and using the LOOP instruction. The LOOP instruction takes 16 clock cycles to execute per pass. It decrements the CX register on each pass and jumps to the specified operand until CX equals zero.

When writing a delay loop consider all instructions between the start and end of the delay. If a macro is written that delays 10 μs, add the clock cycles for all instructions in the macro.

Here is an example of a 10 μs delay and the calculation of the constant required for a 10 MHz 80C186.

```
WAIT_10 μs:
    push cs           :10 clock cycles
    mov cx,DELAY      :4 clock cycles
    loop S            :see looping time
    pop cx            :10 clock cycles
```

```
looping time = (15*[DELAY - 1] + 5) clock
cycles
DELAY = ((10 μs/cycle time) - 24)/looping
time = 6
```

#### Hardware Methods

##### Using an Internal Timer—

Many microcontrollers and some microprocessors have on-chip timers. At higher input clock speeds these internal timers have a resolution of 1 μs or better. The timers are loaded with a count and then enabled. The timer starts counting and when it reaches the terminal count a bit is set. The CPU executes a polling algorithm that checks the timer status. Alternatively, a timer-controlled interrupt can be used. After the timer has been set and the interrupt enabled, the CPU can be programmed to wait in idle mode or it could continue executing until the timed interrupt.

One thing to take into account when using interrupts is the time required for the CPU to recognize and interrupt request (interrupt latency). This is important when figuring the timer value, because the time seen by the part will be the programmed delay plus the minimum interrupt latency time.

The 80C186 has three 16-bit timers on-chip. Timer #2 can be a prescaler for the other two timers, which extends timers #0 and #1 range out to  $2^{32}$ . By using two timers, 10  $\mu$ s pulses and 10 ms pulses can be easily achieved.

#### Using an External Timer—

External timers can take many forms. One popular example is the 82C54 (CHMOS Programmable Interval Timer) which has three 16-bit timers on-chip. One timer can be used as a prescaler for the others so that a count of  $2^{32}$  can be achieved as with the 80C186 internal timers.

## 5.0 SYSTEM DESIGN EXAMPLE: AN 80C186 DESIGN

A general purpose controller and/or data acquisition system was built to demonstrate 86-based ISW. The 80C186 CPU drives the system, which contains 16 Kbytes of EPROM (two 27C64's), 64 Kbytes of flash memory (two 28F256's), 64 Kbytes of SRAM (two 32K x 8's) three 8-bit ports (82C55A), one serial port (82510), and a 5V to 12.0V DC/DC converter. Three 74HC573's demultiplex the address/data bus and latch the byte high enable line (BHE) and the status lines (if needed). Two data transceivers (74HC245) simulate the worst case data path for a system requiring added drive capability. If the transceivers are not needed they can be replaced with wired headers. See Appendix F for detailed schematics parts list, and changes for the 28F512 or 28F010.

The 80C186 reset (output) drives the reset input on the 82510, 82C55A, and the OE\ inputs on the address latches and data transceivers. The reset line goes inactive 5 clock cycles before the first code fetch. Also, the CPU's write signal is split into byte-write-high and byte-write-low to allow for byte or word writes.

The 80C186 has on-chip memory and peripheral chip selects. Two of the memory chip selects are dedicated. One is the Upper Chip Select (UCS, dedicated for the boot area) and the second is the Lower Chip Select (LCS, for the interrupt vector table area). See the memory map in Figure 10.




Figure 10. 80C186 Memory Map

The permanent code was placed in an EPROM in the UCS memory segment: this code includes routines for hardware initialization, communications, data uploading and downloading, erasure and programming algorithms, I/O drivers, ASCII to binary conversion tables, etc. This would be useful for systems reconfigured for different communication protocols as the last step prior to shipment.

Code and constants that might change are placed in the 64 Kbytes of flash memory. Application examples include operating systems, code for rapidly advancing biomedical technologies such as blood test software, engine-control code and parameters, character fonts for printers, postage rates, etc. The RAM is used for the interrupt table, stack, variable data storage, and buffers.

The three 8-bit ports on the 82C55A peripheral controller can be used for control and/or data acquisition. It powers-up with all port pins high. Similarly, all port pins go high after warm resets as well. Because the pins are high after a power-up/reset, an open collector inverter was used to control the MOSPOWER switch which in turn controls V<sub>pp</sub>. You must drive the FET switch to one rail or the other to guarantee its low on-resistance. V<sub>pp</sub> is turned off during power-up or reset as a hardware write protection solution. The DC/DC converter supplies V<sub>pp</sub>.

The 82510 is a flexible single channel CHMOS UART offering high integration. The device off-loads the system and CPU of many tasks associated with asynchronous serial communications.

The part can be used as a basic serial port for the host serial link, or can be configured to support high speed modem applications. For more information on the 82510 see the 82510 data sheet and AP-401 "Designing with the 82510 Asynchronous Serial Controller".

Software was written to download code and data parameters (code updates) from a PC to the demo board through the PC's COM1 port (serial port). The system also can upload data (remote data acquisition) to the PC via the same link.

Once the download code and data has been programmed it can not be lost, even if power should fail. This is because Intel's ETOX flash memory technology is based on EPROM technology and does not need power to retain data.

The end result: rugged, solid state, low power nonvolatile storage.

## 6.0 SUMMARY

Intel's flash memories offer designers cost-effective alternatives for remote version updates or for reliable data accumulation in the field or factory. Designers will also benefit from time savings in any kind of code development—no 15 minute waits for U.V. EPROM erasure.

This application note covers the basics of in-system writing to flash memories and can be used as a check list for systems other than the 80C186 design shown. The basic concepts remain the same: a CPU controls the reprogramming operations; a 12V supply must be applied to the flash memory for erasure and programming; and a communications link connects the host to the remote system and supplies the code to be programmed.



**APPENDIX A  
ON-BOARD PROGRAMMING DESIGN  
CONSIDERATIONS**

**SAN040066**

## INTRODUCTION


On-board programming (OBP) with Intel's flash memory provides designers with cost reduction capabilities for alterable code storage designs. When used in conjunction with on-board programming, flash memory presents opportunities for savings in two areas: greater testability in the factory, which translates to improved outgoing quality and reduced return rate; and quicker, more reliable field updates, which translates to decreased product support cost.

With on-board programming, non-volatile memory is programmed while socketed or soldered on the application board, rather than before hand as a discrete component. This programming method is also called in-module or in-circuit programming, and has been practiced by some major corporations since 1981. See sidebar on following pages for more information on U.V. EPROM OBP usage.


This appendix:

- outlines the design considerations associated with on-board programming, and the improvements afforded by Intel's flash memory;
- offers guidelines for converting current 64K EPROM OBP designs;
- designs an 8-bit system for on-board programming;
- suggests some 16-bit flash design considerations; and offers information on OBP equipment and vendors.

HOST APPLICATION  
(Printer Shown Here)



BOARD-PROGRAMMER



292046-29

**On-Board Programming Manufacturing Example**—A printer is customized via OBP for international markets: 1. printer assembly completed, diagnostics code programmed and tested, and unit stored in inventory; 2. order arrives for printer with foreign language font; 3. diagnostics code flash-erased, and desired font programmed; 4. printer ships to customer.

## INTEL'S FLASH MEMORY—DESIGNED TO MEET YOUR OBP NEEDS

Intel's flash memory simplifies OBP code updates by offering designers the command register architecture. As described in section 2.2, this architecture offers the full reliability of EPROM off-board programming without the hassles of elevating V<sub>CC</sub>.

### 5 Volt V<sub>CC</sub> Erasure and Programming Verification

Unlike EPROM OBP, flash memory enables V<sub>CC</sub> to remain at 5.0V throughout all operations. Internal circuitry derives the erasure and programming verification levels from the voltage on V<sub>PP</sub> rather than from V<sub>CC</sub>. These verify modes enable use of a single V<sub>CC</sub> bus for the entire board, as opposed to the two buses needed for U.V. EPROM OBP. (See sidebar entitled EPROM OBP).

## EPROM OBP

EPROM OBP has been a proven manufacturing technique since 1981. Ingenuity and clever circuit design have enabled manufacturers to overcome the hurdles associated with OBP and enjoy the benefits.

In many cases, Intel's flash memory simplifies today's solutions and offers new capabilities to advance the state of OBP technology. The following paragraphs outline the hurdles and a few of the solutions in use today.

EPROMs require program verification at an elevated V<sub>CC</sub> to insure long-term data retention. PROM programmers easily accommodate this requirement, and it is generally invisible to the end-user.

SAN040067

## REPLACING CURRENT EPROM OBP DESIGNS WITH FLASH MEMORY

### Hardware Considerations

A slight hardware modification is required to adapt most of the current EPROM OBP designs for use with Intel's flash memory. Simply convert the EPROM memory sites from 28 to 32 pins. All other board-design criteria used for EPROM OBP apply to flash memory as well. (For discussions of these criteria see section entitled New OBP Designs).

Standard EPROM OBP requires the board designer to bus  $\overline{PGM}$  to the edge connector. With flash memories' command register architecture, this same trace enables electrical erasure and programming, only now the line is called Write Enable ( $\overline{WE}$ ). The timing for  $\overline{WE}$  is similar to that of read accesses, although that is handled via software changes.

Another potential hardware change is on the board programmer side of the design—the  $V_{pp}$  supply. Many EPROMs program with 12.5-13.0V  $V_{pp}$  supplies. Intel's ETOX II flash memory requires 11.4-12.6V  $V_{pp}$ . This change should not be an issue since the  $V_{pp}$  supply on many board programmers is programmable.

Mixed memory systems containing both conventional U.V. EPROM and flash memories require special consideration. This type of memory design requires separation of the Chip Enable ( $\overline{CE}$ ) control lines between the EPROM and flash devices to allow for independent re-

programming control and access. The  $\overline{PGM}$  and  $\overline{WE}$  lines can be common if the board programmer can give the appropriate timings to either type of device.

### Software Considerations

Manufacturers who program EPROMs on-board today will need new board-programmer software to take advantage of flash memory's feature set, specifically software for the Quick-Erase™ and Quick-Pulse Programming™ algorithms.

### Benefits of Converting Your EPROM OBP Design to Flash

The most pressing reason to convert from a standard EPROM to flash memory is the total cost savings. To appreciate this, you must consider your way of doing business at the board and system levels—from the factory to installation and repair in the field. In the factory, boards can be tested with a diagnostics program in the flash memory and then erased and reconfigured for shipment in the same step. Improved testing will decrease the probability of field failures and costly customer returns. Simplified test and rework methods will decrease your inventory holding costs. Also, if in the process of converting to flash memory you include the ability to OBP via a cable-connector, service calls for code updates will be quicker, more reliable, and cost less money. Your serviceman would simply connect the programming equipment to the system without dismantling it to remove the EPROMs. (See section entitled The System/Board-Programmer H/W Connection for details.)

### EPROM OBP (cont'd)

With OBP, the EPROM board-programmer handles the elevated- $V_{CC}$  requirement easily as well. However, when  $V_{CC}$  is greater than 5V, logic devices populating the same board may draw excessive current and not operate predictably.

One solution to this issue involves running separate  $V_{CC}$  traces to the board's edge connector—one for EPROM programming, and one for powering up the rest of the board.

A second consideration when designing for EPROM OBP has been accessing manufacturer and device codes.

The identifier mode requires forcing A9 to 12V. This translates to adding extra isolation, which implies the increased costs of buffers and extra board space.

## NEW OBP DESIGNS

### Design Considerations

As with EPROM in-circuit programming, flash memory board programming requires the use of a board-programmer. Unlike U.V. erasure for standard EPROM OBP, electrical erasure enables flash memory OBP without removing the board from the system.

*We will look at designing a board that is to remain powered-up in the system during erasure and reprogramming. The key concept is to design the board in such a way that the programmer can take control of the system during code updates. The implementation of such a design is straightforward, easy, and suited to automated production assembly.*

### Taking Control

The board-programmer needs to take control of the system's address bus, data bus, control lines, etc. to update the code without damaging the system. (See Figure 2. System to Board-Programmer Interface.) Taking control simply means isolating the rest of the system from these lines.

Various methods of isolating the memory from the system include using tristate buffers, latches, or even the capabilities designed into microprocessors ( $\mu$ P) and microcontrollers ( $\mu$ C). For example, Intel's 386-based  $\mu$ P family has HLD/HLDA signals that were set-up for multiprocessor system designs where bus control is a major concern. The HLD signal, when acknowledged, tristates the address, data, and control lines. Although not designed for multiprocessor environments, Intel's MCS-51 and MCS-96 microcontroller families have Reset capabilities to help simplify this same task.

One issue to be aware of when using a CPU's reset control function is that it may switch from the reset to active condition at a non-standard logic level. This only presents a problem if the address/data buffer takes longer to activate than the CPU, and the CPU attempts to fetch code from a memory device isolated from it.

One approach to insure successful programming takeover (i.e. without bus contention) is to have the board-programmer's lines in a high impedance state during connection to the system. Once connection to the system has been secured, the serviceman could hit a button on the board-programmer to start the system takeover procedure. Then when total control has been established, the programmer would commence with erasure and reprogramming.

Aside from the flash device's isolation from the system, various CPU control lines (MEMRD, WE, PSEN, etc.) may need isolation as well. If active during Reset, these lines may put the CPU into an unspecified state. When designing a board for OBP, check the  $\mu$ C/ $\mu$ P data sheets carefully for any special reset conditions.

### Printed Circuit Board Guidelines for VCC and Vpp

Programming conventional EPROM and flash memories takes 30 mA of current on VCC and Vpp, due to the nature of hot-electron injection. Most of the charge transfers to the memory cell's floating gate in a short current spike during the first pulse. You should design both the VCC and Vpp traces with A.C. current spikes in mind. Wherever possible, limit the inductance by widening the two traces. Bypass capacitors (0.1  $\mu$ F) should be placed as close as possible to the memory device's VCC and GND pins, as well as the devices Vpp and GND pins. The capacitor on Vcc decreases the power supply droop. The capacitor on Vpp supplies added charge, and filters and protects the memory from high frequency over-voltage spikes<sup>2</sup>

<sup>2</sup> For a complete discussion of electrical noise, grounds, power supply distribution and decoupling see Ap-74—High Speed Memory System Design Using the 2147H, and AP-125—Designing Microcontroller Systems for Electrically Noisy Environments.

### EPROM OBP (cont'd)

Some users of OBP get around this issue by programming all EPROMs with a common algorithm. However, this practice compromises the device's reliability, and should not be done.

A better solution than ignoring the identifier is to choose a qualified EPROM vendor and program with its algorithm only.

One subtle concern with EPROM OBP that designers often overlook is U.V. board erasure.

→ U.V. EPROM board erasure requires removal of the board from its host system. This incurs the hidden costs of labor, lower yields due to handling, and the reliability risks of dismantling a system. Flash memory decreases these costs by enabling a greater degree of factory automation, and increases the flexibility afforded by OBP.




Figure 2. System to Board-Programmer Interface

### EPROM OBP (cont'd)

- Special U.V. board erasers must be purchased, at significant costs and with limited throughput. A low-end U.V. bulb costs \$75-\$100 each. A U.V. board eraser system could cost upwards of \$10,000, with recurring costs of light bulbs and energy. Thus, the cost of U.V. erasure is often under-estimated.
- Although portable board programmers are commercially available, U.V. lights by nature are not very rugged, and are not suited for out-of-factory code updates. This complicates field service.
- Erasure can be easily controlled in a lab environment; however, it is not as clear on the manufacturing floor which label to remove for U.V. erasure, because parts other than EPROMs have windows (i.e. EPLD's, micro-controllers with embedded EPROM memory, etc.)

### The System/Board-Programmer Hardware Connection

In most U.V. EPROM OBP applications, designers use the board's edge-connector as the programmer interface. This approach is the lowest cost solution for standard EPROM technology because U.V. erasable devices require system disassembly for erasure anyway. With flash memory, you can eliminate the system dismantling and capitalize on the erase feature by adding a cable connector to the board for reprogramming purposes. The connector should extend from the board through the system's chassis, and should be easy to reach by a serviceman.

Various types of cables exist on the market that could be used to connect programming equipment to the system. The key design consideration when choosing the type of cable is elimination of all transient noise that would interfere with the programming or erasure process.

Three types of noise interference and methods to diminish the noise are as follows:

1. line to line cross-talk (due to board-programmer's drivers that drive sharp step functions on adjacent address lines): solved with either ribbon cables, having alternate lines grounded, or with braided twisted-pairs that have a ground line for each active signal;
2. programmer line-driver-to-board impedance mismatches leading to transmission line effects of signal reflection, and interference: solved by limiting cable length, decreasing programmer switching speed (or allowing longer settling time between address switches) or by using matched line drivers on the programmer and high impedance buffers on the board end, or by using series termination resistors on the driving end of the cable (i.e.—board-programmer end, with the exception of the bi-directional data bus which needs series resistors at both ends);
3. rf pick-up in electrically noisy environments: use either shielded cable such as coax, ribbon cable with solid copper ground plane, or a new type that has recently become available called Flex cable.

Braided twisted-pair cables when kept under three feet in length generally reduce cross-talk to acceptable levels. This type of cable offers the most cost-effective solution which works well in most applications. Depending on the environment, the programmer and your design, you may need a combination of solutions, such as braided twisted-pairs with series termination.

At first all of these alternatives may seem expensive or superfluous, but keep in mind that the cost of a single cable and programmer gets amortized over the total number of systems programmed.

### AN 8-BIT BUS DESIGN EXAMPLE

An example of an in-circuit reprogrammable controller board is an 80C31, two 28F256's and some glue chips. (See Figure 3. for a system block diagram. See Appendix A. for a detailed system schematic.)<sup>3</sup> The important issues for erasure and reprogramming are as follows:

1. the board-programmer must have uncontested access and control of the flash memory array; and
2. the microcontroller must be reset (un-active) during the erasure and programming cycles.

### SYSTEM DESIGN

#### Bus Control Circuitry

The 80C31 has an active-high reset pin, which tristates the address and data buses. Route this line (RESET) to the programming connector. Tie the  $\overline{OE}$  pins on the low-order address latch (74HCT573), and the  $\overline{PSEN}$  buffer-enable (74HCT125)<sup>4</sup> together, and route that line MEMWR<sup>5</sup> to another pin on the programmer-interface connector.

During normal system operations when the  $\mu C$  reads program code from the 28F256 devices, the pull-down on MEMWR keeps the address latches and  $\overline{PSEN}$  buffer active. During flash memory OBP, the board-programmer drives MEMWR active-high, which disables these outputs, and isolates the address bus and  $\overline{PSEN}$  from the programming signals.

The board-programmer must independently control the RESET and MEMWR traces because they disable at different  $V_{IL}$  values (2.5V for RESET vs 0.8V for MEMWR). If controlled by the same 5V supply, on power-up or after a reset condition the  $\mu C$  would try to execute code while still isolated from its code source—specifically before the address latches and  $\overline{PSEN}$  buffer activate.


#### Address Decode Circuitry

This design shows two 28F256 flash memories. Systems with more than one memory device typically decode the CPU's high-order address to select a particular device.

3. Note that the flow-through latch on the data bus is not needed with the 80C31, but is drawn as an example for CPU's that can not instate their data bus.

4. The isolation buffer is required on  $\overline{PSEN}$  in this design because the 80C31 goes into unspecified states when the Reset and  $\overline{PSEN}$  lines are active simultaneously. To avoid any possible problems, buffer  $\overline{PSEN}$ .

5. MEMWR = > bus isolation control of  $\overline{PSEN}$  and the data bus.



### Figure 3. System Block Diagram

This is accomplished as illustrated. When A15 is low, the lower 32K bytes are selected. The output of the inverter drives the other 28F256's chip enable. This type of memory architecture promotes power savings by disabling all memories but the one being addressed.

To accomplish this two-line memory control architecture, route the inverter's input A15 to the 80C31 and to the programmer interface connector.<sup>8</sup> The board-programmer controls the inverter's output enable with MEMEN.<sup>9</sup> The MEMEN line performs the function normally performed by CE in component programming. When driven to a logic "1" level MEMEN pulls the inverter's output high. This deselects all memory devices controlled by that I.C. During normal read and standby operations, the pull-down on MEMEN keeps the decoder enabled.

### Erasure and Programming Control Circuitry

In this design, Vpp and WE are active only during reprogramming. At other times, the two inputs would be inactive. Simply tie the WE line to VCC through a pull-up resistor. The pull-up limits the current to the board programmer during reprogramming. (Recall that WE is active low.) Flash memories allow Vpp to be at 12V, VCC or ground for read operations. This design ties Vpp to VCC through a diode and resistor to allow for EPROM OBP compatibility. If this option is not required, simply tie Vpp to ground through a current-limiting pull-down resistor.

### Returning Control to the Host System

The board-programmer should return system-control to the host processor in an organized manner. First it should lower Vpp from 12V to 5V, or ground. Then the board programmer should place its address and data

buses into a high impedance state. Next PS2, which controls MEMWR should be tristated thus disabling the PSEN/Address latch isolation. Finally the board-programmer should switch PS1, which drives the RESET line to reactivate the  $\mu$ C. This sequence guarantees that the  $\mu$ C will begin operation at a known program code location.

## 16-BIT BUS DESIGN CONSIDERATIONS

An example of an On-Board programmable 16-bit system board would be an 80C186 microprocessor, two 28F010 flash memories, RAM, and some glue chips. The basic hardware design considerations would be the same as those in the previously discussed 8-bit bus example.

There are a few issues with 16-bit designs that do not arise in 8-bit designs. For the programmer to take control of the system, it must tristate and reset the  $\mu$ P as well as tristate the bus buffers and latches. The HOLD and RESET lines of Intel's 86-based family of microprocessors have been designed with bus isolation in mind for use in multiprocessor systems.

The designer has two options for erasing and programming the high and low bytes of the flash memory array independently.


1) The designer can route two WE lines to the programmer connector—BYTE HIGH WE and BYTE LOW WE.

2) The reprogramming software can follow the masking procedure shown in section 4.4. This method allows a common WE line for the high and low bytes.

8. Note the lack of isolation buffers between the 80C31's high order addresses (Port 2) and the board-programmer interface, compared to the latch separating the low order addresses (Port 0) and the interface. In this design example, we make use of the 80C31's ability to tristate these ports, so no isolation is needed for any of the addresses. The latch on Port 0 is for the time-multiplexed address/data architecture of this microcontroller, and not specifically for isolation.

9. MEMEN = memory enable, active low.





SAN040074

Figure 4. Detailed 8-Bit Bus Design Schematic

## OBP EQUIPMENT AND VENDORS

If you are considering OBP for your next design, and have not used on-board programming before, you will need to choose a board-programmer vendor. Various suppliers offer OBP systems; therefore, it is well worth it to send out requests for programming support bids. If your production volume justifies the purchase of more than one board-programmer, you may want to negotiate a non-recurring engineering charge for development cost, followed by variable costs for additional units.

Most vendors offer a variety of basic systems, designed to easily adapt to your needs. Systems can be purchased that program either single boards serially, or a number of boards in parallel. Light-weight OBP equipment designed for field reprogramming can also be obtained from some of the vendors.

Most companies will work directly with you at the beginning of your design phase to ensure OBP compatibility. If your design is beyond the definition stage, the programmer manufacturer will request a copy of your schematics or block diagrams under non-disclosure. The vendor has an OBP design specialist that will check the design for OBP compatibility. Any potential problems will be located and corrected at this early stage.

Every board's architecture is different (i.e., based on different central processing units (CPU), decoding schemes, buffering methodologies, interface connectors, and types and densities of memories). Vendors write custom software modules for each application. Also, the vendor or the board designer typically builds an interface jig to connect the board's edge connector to the programmer. This choice is often left as a decision for the designer.

## Partial List\* of Companies Selling Board-Programmers

Following are a few of the companies who offer on-board programming solutions today

Data I/O Corp.  
Digelec  
Elan Digital Systems  
Oliver Advanced Engineering, Inc.  
Stag Microsystems, Inc.

\*This list is intended for example only, and in no way represents all companies that support on-board programming. Intel Corporation assumes no responsibility for circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

## SUMMARY


- On-board programming (OBP) has been around since 1981.
- Designing a board for OBP can be easily done by working with a board-programmer vendor's OBP-design-specialist during the initial design phase.
- In-circuit alterable code storage can be easily implemented by using flash memory and it's features.
- Time and money savings can be realized in a number of ways by taking advantage of flash memory OBP:
  - < > Decreased board costs and improved reliability from elimination of EPROM sockets.
  - < > Decreased manufacturing costs from elimination of board eraser depreciation costs, recurring U.V. light bulb and energy expenses.
  - < > Decreased inventory expense from simplified test and rework methods (one-step diagnostics, erasure, and board configuration).
  - < > Decreased product costs based on decreased board-handling loss.
  - < > Improved board diagnostics and testability leading to higher quality and decreased customer returns; and
  - < > Quicker, more reliable field code updates.

## APPENDIX B

### V<sub>PP</sub> GENERATION CIRCUITS

- Circuit #1—Regulation from a higher voltage
- Circuit #2—Regulation from a higher voltage
- Circuit #3—Regulation from a higher voltage
- Circuit #4—5V to 12V Boost
- Circuit #5—5V to 12V Boost
- Circuit #6—Monolithic DC/DC Converter

#### Circuit #1



292046-12


COMPONENTS	COST*
LM2391CT	\$0.75
R1 = 20 K $\Omega$ , 1%	0.045
R2 = 180 K $\Omega$ , 1%	0.045
R3 = 10 K $\Omega$	0.02
C1 = 0.1 $\mu$ F	0.02
C2 = 100 $\mu$ F	0.15
	<hr/> \$1.03

#### NOTES:

- The LM2391 offers an enable pin for added data protection.
- The drop out voltage is 0.6V.
- R3 is NOT required if V<sub>PP</sub> enable is driven by a CMOS device.

\*Cost approximations assume 10,000 piece quantity.

### Circuit #2



292046-13

#### COMPONENTS

LM-317  
R1 = 124Ω, 1%  
R2 = 1070Ω, 1%  
C1 = 0.1 μF  
C2 = 100 μF

#### COST\*

0.40  
0.045  
0.045  
0.02  
0.15  

---


\$0.66

#### NOTES:

LM-317 requires a minimum  $V_{IN} - V_{OUT} = 3.0V$

\*Cost approximations assume 10,000 piece quantity.

### Circuit #3



292046-14

#### COMPONENTS

LT-1085  
R1 = 124Ω, 1%  
R2 = 1070Ω, 1%  
C1 = 10 μF  
C2 = 10 μF

#### COST\*

2.50  
0.045  
0.045  
0.10  
0.10  

---


\$2.79

#### NOTES:

LT-1085 requires a minimum  $V_{IN} - V_{OUT} = 1.5V$

\*Cost approximations assume 10,000 piece quantity.

Circuit # 4



292046-15

COMPONENTS

COST\*


TL-497AC	1.15
R1	0.02
R2	0.045
R3	0.045
C1	0.15
C2	0.15
C3	0.02
L1	1.00
C1	0.02
	<hr/>
	\$2.600

NOTE:

\*Cost approximations assume 10,000 piece quantity.

Circuit #5

Up Conversion  
(From 5V to 12.0V)



292046-33

COMPONENTS

COST\*

LT1072  
R1 = 10.7k, 1%  
R2 = 1.24k, 1%  
R3 = 1k, 5%  
R4 = 120k, 5%  
R5 = 270k, 5%  
C1 = 1 µF  
C2 = 1 µF  
C3 = 10 µF  
L1 = 150 µH  
Q1 = 2N3904

1.82  
0.045  
0.045  
0.02  
0.02  
0.02  
0.10  
0.10  
0.15  
1.00  
0.10

\$3.42

VppOUT	R1	R2	Resistor Tolerance
12.0V	10.7k	1.24k	1%


NOTES:

Drive Vpp COMMAND low to turn on the circuit.

\*Cost approximations assume 10,000 piece quantity.

SAN040079

Circuit #6



292046-16

**COMPONENTS**

PM7006  
C1 = 0.1  $\mu$ F  
Buz11A

**COST\***

\$6.25  
0.05  
2.59  

---

\$8.89

**NOTES:**

1. The capacitor decreases output noise to 140 mV pk-pk.
2. We added the Buz11A Mospower nFET to enable/disable the converter. This control minimizes power consumption which under full load can reach 600 mA.
3. The voltage drop across the switch is 0.1V. Due to this drop the PM7006 will not maintain the Vpp spec with 10% fluctuations in VCC supply.

\*Cost approximations assume 10,000 piece quantity.

SAN040080

## APPENDIX C LIST OF DC-DC CONVERTER COMPANIES

BURR-BROWN  
P.O. Box 11400  
Tucson, AZ 85734  
(602) 746-1111

CARITRONICS INC.  
P.O. Box 321  
West Caldwell, NJ 07007  
(201) 575-8916

LINEAR TECHNOLOGY CORP.  
1630 McCarthy Blvd.  
Milpitas, CA 95035-7487  
(408) 432-1900

NOVA-TRONIX  
4701 Patrick Henry Dr. #24  
Santa Clara, CA 95054  
(408) 727-9530

RELIABILITY INC.  
(713) 492-0550

SEMICONDUCTOR CIRCUITS INC.  
49 Range Road  
Windham, New Hampshire 03087  
(603) 893-2330


UNIVERSAL MICROELECTRONICS  
Marcon Sales Inc.  
2672 Bayshore Parkway, Suite 1000  
Mountain View, CA 94043  
(415) 964-8046

VALOR ELECTRONICS  
6275 Nancy Ridge Dr.  
San Diego, CA 92121  
(619) 458-1471

SAN040081




# APPENDIX D PARALLEL ERASE FLOW CHART



292046-34

SAN040082

## Device Verify and Mask Subroutine




## NOTE:

\*Masking can easily and efficiently be done in assembly languages. Simply load word registers with the incoming flash data (F\_DATA), the erase commands and the verify commands. Then manipulate the HI or LO register contents.


292046-35

SAN040083

## APPENDIX E PARALLEL PROGRAMMING FLOW CHART




# APPENDIX F DETAILED SYSTEM SCHEMATICS




SAN040085

392046-21




292046-22

SAN040086




292046-23



292046-24

SAN040088



292046-25



## 256K FLASH MEMORY DEMO PARTS LIST

Device	Component	Pins	Description
[1]	80C186	68	16-bit high integration CPU
[2,3,4]	74HC573	20	Latch
[5,6]	74HC245	20	Transceiver
[7]	74HC32	14	OR gate
[8L,8H]	27C64	28	16 Kbyte EPROM
[9L,9H]	28F256	32	64 Kbyte flash memory
[10L,10H]	32K x 8 SRAM	28	64 Kbyte SRAM
[11]	82510	28	Asynchronous Serial Controller
[12]	14C88	14	RS-232 Line Driver
[13,14]	14C89	14	RS-232 Line Receiver
[15]	82C55A	40	Programmable Peripheral Controller
[16]	PM7006	24	DC/DC Converter (5V-12.00V)
[17]	7406	14	Inverter—Open Collector (O.C.)
C1	20 $\mu$ F	2	Capacitor for CPU reset
D1	1N914	2	Diode for CPU reset
F1	BUZ11A	3	MOSPOWER nFET
J1	DB-25	25	Connector (male)
OSC-1	20 MHz	14	CPU Oscillator
OSC-2	18.432 MHz	14	Serial Controller Oscillator
R1	10 K $\Omega$	2	$\frac{1}{4}$ W, 10% Resistor for CPU reset
R2	1 K $\Omega$	2	$\frac{1}{4}$ W, 10% Resistor for O.C. pull-up
SW1		3	Momentary Push Button for CPU reset

## NOTES:

1. Place a 0.1  $\mu$ F bypass capacitor at the  $V_{CC}$  input of each IC.
2. Place a 0.1  $\mu$ F bypass capacitor on the  $V_{pp}$  input of each 28F256 flash memory.

## 28F512 UPGRADE FOR THE 80C186/FLASH MEMORY DESIGN

To upgrade the 80C186/Flash memory design to handle 28F512's, the range of the  $\overline{CE}$  signal has to be increased. There are a number of ways to generate a  $\overline{CE}$  signal that will span the 128 Kbyte address range of two 28F512 devices.

1. AND two of the current MCS lines together (defined for 64 Kbytes each); or

2. Change the MCS individual block-select size from 64 Kbytes:

MMCS\_VALUE = 41F8H,  
MPCS\_VALUE = 0A0B8H

- to 128 Kbytes:

MMCS\_VALUE = 01FEH,  
MPCS\_VALUE = 0C0BEH

Also, cut the  $\overline{CE}$  trace to the RAM sockets. Then wire  $\overline{MCS0}$  to the RAM  $\overline{CE}$ . This eliminates the  $\overline{MCS0}$  and  $\overline{LMCS}$  range overlap caused by increasing the MCS range to 128 Kbytes. See 80C186 Data Sheet page 21 and 22 (Order # 270354).

## 28F010 UPGRADE TO THE 80C186/FLASH MEMORY DESIGN

To upgrade the 80C186/Flash memory design to handle 28F010's, a  $\overline{CE}$  signal has to be generated. There are a number of ways to generate a  $\overline{CE}$  signal that will span the 256 Kbyte address range of two 28F010 devices.

1. AND two of the MCS lines together (defined for 128 Kbytes each as noted in the 28F512 modifications):

Cut the LMCS trace to the RAM sockets. Connect MCS0 to  $\overline{CE}$  on the RAM sockets (U10L,UH).

Cut the MCS2 trace to the flash memory. Add an AND gate. Connect MCS2 (cut trace) and MCS3 to the inputs of the AND gate. Then wire the AND gate output to the  $\overline{CE}$  of the flash memories.

Also, change the onboard memory MCS register to:  
MMCS\_VALUE = 01FEH, MPCS\_VALUE = 0C0BEH (128K blocks).

and delete:

LMCS\_REG and LMCS\_Value.

2. Add a decoder:

Add a decoder (74HC138). Connect address lines A18 and A19 to the B and C inputs of the decoder. Tie the A input of the decoder low, and enable all the enables. By using outputs Y0, Y2, Y4, and Y6, you have four  $\overline{CE}$  lines decoding 256 Kbyte blocks each.

Cut the MCS2 trace to the flash memories. Connect the Y2 output from the decoder to the  $\overline{CE}$  input of the flash memory.

3. Replace the address latch (U2) with a PLD that latches and decodes.

Program a 5C032 as an integrated latch and decoder. Replace the upper address latch [U2] with the Intel 5C032 EPLD. Cut the  $\overline{CE}$  trace to the flash memories. Connect the flash memories'  $\overline{CE}$  to the 5C032 pin 12. This maps the address space 40000H to 7FFFFH. See Figures 1 and 2 for a comparison of the 74HC573 (U2) and programmed 5C032 pin outs. Figure 3 is the source code for the EPLD.

Also, change the value of the MMCS and MPCS registers to 64 Kbyte blocks so that the MCS0 range does not overlap the LMCS range.

MMCS\_VALUE = 41F8H, MPCS\_VALUE = 0A0B8H.




Figure 1. Latch Pinout




Figure 2. Integrated Latch and Decoder

Thom Bowns - PLFG Applications  
 Intel  
 January 13, 1989  
 EPLD HOTLINE: 1-800-323-EPLD  
 002  
 5C032  
 Custom Latched Decoder  
 OPTIONS: TURBO=ON  
 PART: 5C032

INPUTS: ALE@11, RESET@1, A19@5, A18@4, A17@3, A16@2, nBHE@6

OUTPUTS: LA18@17, LA17@18, LA16@19, LnBHE@15, nCE3@14, LA19@16,  
 nCE2@13, nCE1@12

NETWORK:

ALE = IN (ALE)  
 RESET = INP (RESET)  
 nRESET = NOT (RESET)  
 A19 = INP (A19)  
 A18 = INP (A18)  
 A17 = INP (A17)  
 A16 = INP (A16)  
 nBHE = INP (nBHE)  
 LA19, LA19 = COIF (LA19d, nRESET)  
 LA18, LA18 = COIF (LA18d, nRESET)  
 LA17, LA17 = COIF (LA17d, nRESET)  
 LA16, LA16 = COIF (LA16d, nRESET)  
 LnBHE, LnBHE = COIF (LnBHE, nRESET)  
 nCE3, nCE3 = COIF (nCE3, nRESET)  
 nCE2, nCE2 = COIF (nCE2, nRESET)  
 nCE1, nCE1 = COIF (nCE1, nRESET)

EQUATIONS:

LA19d = A19 \* ALE + LA19 \* !ALE;  
 LA18d = A18 \* ALE + LA18 \* !ALE;  
 LA17d = A17 \* ALE + LA17 \* !ALE;  
 LA16d = A16 \* ALE + LA16 \* !ALE;  
 LnBHEd = nBHE \* ALE + LnBHE \* !ALE;  
 nCE3d = nCE3EQN \* ALE + nCE3 \* !ALE;  
 nCE2d = nCE2EQN \* ALE + nCE2 \* !ALE;  
 nCE1d = nCE1EQN \* ALE + nCE1 \* !ALE;  
 nCE2EQN = !(A19 \* !A18);  
 nCE1EQN = !(A19 \* A18);  
 nCE3EQN = !(A19 \* A18 + A19 \* !A18);

END\$

Figure 3. Source Code for the Integrated Latch and Decoder



# ENGINEERING REPORT

ER-20

September 1989

---

## ETOX™ II Flash Memory Technology

JASON ZILLER  
PRODUCT ENGINEERING

SAN040093

---

Order Number: 294005-006

## INTRODUCTION

Intel's ETOX™ II (EPROM tunnel oxide) flash memory technology is derived from the CHMOS\*\* III-E EPROM technology. It replaces ultraviolet erasability with a non-volatile memory cell that is electrically erasable in bulk array form. Intel flash memory combines the EPROM programming mechanism with EEPROM erase, producing a versatile memory device that is highly reliable and cost effective. This report describes the fundamentals of the ETOX II flash memory cell in comparison to the standard EPROM, and gives insight into its operation in a system environment.

The ETOX II flash memory cell is nearly identical in size to CHMOS III-E EPROM. This allows comparable densities. The primary difference between ETOX II flash memory and EPROM cells is the flash memory cell's thinner gate oxide, which permits the electrical erase capability. (See Photo 1.)

## ETOX™ II FLASH MEMORY CELL

Intel's ETOX II flash memory cell is composed of a single transistor with a floating gate for charge storage, like the traditional EPROM. (See Figure 1.) In contrast, conventional two-transistor EEPROM cells are typically much larger. Intel produces ETOX II flash memory devices on 1.0μ photolithography.

The ETOX II cell's programming mechanism is identical to the EPROM: that is, hot channel electron injection. The device programming mode forces the cell's control gate and drain to a high voltage while leaving the source grounded. The high drain voltage generates "hot" electrons that are swept across the channel. These hot electrons collide with other atoms along the way, creating even more free electrons. Meanwhile, the high voltage on the control gate attracts these free electrons across the lower gate oxide into the floating gate, where they are trapped. (See Figure 2.) Typically, this process takes less than 10 μs.

Flash memory's advantage over EPROM is electrical erasure, discharging the floating gate without ultraviolet light exposure. The erase mechanism is an EEPROM adaptation which uses "Fowler-Nordheim" tunneling. A high electric field across the lower gate oxide pulls electrons off the floating gate. The erase mode routes the same external voltage used for programming to the source of the memory cell, while the gate is grounded and the drain is left disconnected. (Figure 3.)

<sup>1</sup>M. Lenzlinger, E.H. Snow, "Fowler-Nordheim Tunneling into Thermally Grown SiO<sub>2</sub>," Journal of Applied Physics, Vol. 40 (1969), p. 278.

\*Intel's ETOX II flash memory process has patents pending.

\*\*CHMOS is a patented process of Intel Corporation.

## MEMORY ARRAY CONSIDERATIONS

The ETOX II flash memory cells have the same array configuration as standard EPROM, thereby matching EPROM in density. Also, identical peripheral circuitry for normal access achieves the same read performance as the Intel CHMOS III-E EPROMs.

Intel flash memory's programming circuitry is also identical to Intel's EPROM designs. Row decoders drive the selected wordline to high voltage, while input data combined with column decoders determine the number of bitlines that are gated to high voltage. This provides the same byte programmability as an EPROM. Intel flash memories offer the efficient Quick-Pulse Programming™ algorithm that is featured on advanced EPROMs.

Array erase is unique to flash memory technology. Unlike conventional EEPROMs, which use a select transistor for individual byte erase control, flash memories achieve much higher density with single transistor cells. Therefore, the erase mode supplies high voltage to the sources of every cell simultaneously, performing a full array erasure. A programming operation must be performed before every erase to equalize the amount of charge on each cell. Then Intel's Quick-Erase™ algorithm intelligently erases the array down to the appropriate minimum threshold level required to read all "ones" data. This procedure ensures a tight distribution of erased cell thresholds throughout the array.

## ETOX™ II FLASH MEMORY RELIABILITY

The reliability of Intel's CHMOS ETOX II flash memory process is equivalent to its sister EPROM technology. The ETOX II and EPROM processes share the same data retention characteristics. Preliminary qualification data shows that 1 Megabit flash memories produced on the ETOX II process provide at least 10,000 program and erase cycles with no cycling failures due to oxide stress or breakdown. In fact, several 1 Megabit flash memories were cycled past 100,000 cycles with no apparent oxide damage. This extended cycling capability is attributed to improvements in tunnel oxide processing and advantages inherent in the ETOX II cell approach.


# SUMMARY

ETOX II flash memory technology is the optimal combination of EPROM and EEPROM technologies. Intel's new ETOX II flash memory process offers extended cycling capability with the density and manufacturability of EPROMs. From an application standpoint, flash memory technology provides the capability to improve overall system quality throughout the product

development and manufacturing stages. Also, flash memory density is ideally suited for applications requiring version updates of entire programs which, in turn, suit the "flash" characteristics of erasing the entire array at once. In addition, individual byte programming allows for data acquisition. Flash memory devices produce on the ETOX II process provide a high density, low cost solution to many system memory storage requirements which were previously unavailable.


Table I

	EPROM	ETOX™II Flash Memory	EEPROM
Normalized Cell Size	1.0	1.2-1.3	3.0
Programming: Mechanism	Hot Electron Injection	Hot Electron Injection	Tunneling
Resolution Typ. Time	Byte < 100 $\mu$ s	Byte < 10 $\mu$ s	Byte 5 ms
Erase: Mechanism	UV Light	Tunneling	Tunneling
Resolution Typ. Time	Bulk Array 20 Min.	Bulk Array < 1 Sec.	Byte 5 ms



294005-1

Figure 1. ETOX™II Flash Memory Cell Layout (Top View)



294005-2

Figure 2. ETOX™II Flash Memory Cell during Programming (Side View)





Figure 3. ETOX™ II Flash Memory Cell during Erase (Side View)

PHOTO 1



294005-4

ETOX™ II Cell  
(50,000 x Magnification)



294005-5

CMOS III-E EPROM Cell  
(50,000 x Magnification)



# ENGINEERING REPORT

ER-21

September 1989

## The Intel 28F256 Flash Memory

SAN040097



## INTRODUCTION

Intel's ETOX™ (EPROM tunnel oxide) flash memories add complete electrical chip-erase and reprogramming to EPROM non-volatility and ease of use. Advances in tunnel oxides have made it possible to develop double-polysilicon single-transistor electrically-erasable programmable memories. Intel's ETOX flash memories electrically erase all bits in the array matrix via electron tunneling. The EPROM programming mechanism of hot electron injection is employed for electrical byte programming.

A command port interface, internal margin voltage generation, and address and data latches augment standard EPROM circuitry to make Intel's 28F256 the first high-density CMOS flash memory optimized for microprocessor-controlled reprogramming. Read timing parameters are equivalent to those of like-density CMOS EPROMs. The dense one-transistor cell structure, coupled with high array efficiency, yield a 256-kilobit die measuring 181 by 203 mils.

## TECHNOLOGY OVERVIEW

ETOX flash memory technology is derived from Intel's standard CMOS EPROM process base. Using advanced CMOS 1.5μm technology, the 32,768 × 8 bit flash memories employ a 6μm × 6μm single transistor cell, affording equivalent array density as comparable EPROM technology. The flash memory cell structure is identical to the EPROM structure except for the thinner gate (tunnel) oxide.

High quality tunnel oxide under the single floating polysilicon gate promotes electrical erasure. All cells in the array are simultaneously erased via Fowler-Nordheim tunneling. Applying 12 volts on the source junctions and grounding the select gates erases the entire array in 200ms (typical). Programming is accomplished with the standard EPROM mechanism of hot electron injection from the cell drain junction to the floating gate. Programming is initiated by bringing both the select gate and the cell drain to high voltage. Programming occurs at a rate of 100us per byte.

## DEVICE ARCHITECTURE

Figure 2 illustrates the block diagram for the 28F256. Figure 4 contains the die photograph with functional blocks identified. The feature which differentiates Intel's 256-kilobit flash memory is the command port architecture.

The command port simplifies microprocessor control of the erase, erase verify, program, program verify, and read operations, without the need for additional




Figure 1. EPROM Cell vs. Flash Memory Cell

control pins or the multiplexing of high voltage with control functions. On-chip address and data latches minimize system interface logic and free the system bus during erase and program operations. High voltage (12V) on the Vpp pin enables the command port. In the absence of this high voltage, the device only performs the read operation, inhibiting erasure or programming of the device.

The command port consists of a command register, command decoder and state latch, the data-in latch, and the address latch. The command decoder output directs the operation of the erase voltage switch, program voltage switch, and the erase/program verify voltage generator.

Functions are selected via the command port in a microprocessor write cycle controlled by the Chip-Enable and Write-Enable pins. Contents of the address latch are updated on the falling edge of Write-Enable. The rising edge of Write-Enable latches the command and data registers, and initiates operations.

Erase is achieved through a two-step write sequence. The erase set-up code is written to the command register in the first cycle. The erase confirmation code is written in the second cycle. The rising edge of this second Write-Enable pulse initiates the erase opera-

tion. The command decoder triggers the erase voltage switch, connecting the 12V supply to the source of all bits in the array, while all wordlines are grounded. Fowler-Nordheim tunneling results in the simultaneous erasure of all bits.

Writing the erase verify code into the command register terminates erasure, latches the address of the byte to verify, and sets the internally-generated erase margin voltage. The microprocessor then accesses the output from the addressed byte using standard read timings. The verify procedure repeats for all addresses. Should a byte require more time to reach the erased state, another erase operation is applied. The erase and verify operations continue until the entire array is erased.

Programming follows a similar flow. The program set-up command is written to the command register on the first cycle. The second cycle loads the address and data latches. The rising edge of the second Write-Enable pulse initiates programming by applying high voltage to the gates and drains of the bits to be programmed.

Writing the program verify command to the register terminates the programming operation and applies the program verify voltage to the newly programmed byte. Again, the addressed byte can be read using standard microprocessor read timings. Should the addressed byte require more time to reach the programmed state, the programming operation and verification are repeated until the byte is programmed.

Erase and program verification ensure the data retention of the newly altered memory bits. The cell margining performed in the Quick-Pulse Programming™ and Quick-Erase™ algorithms is more reliable than historical overpulsing schemes as margining tests the amount of charge stored on the floating gate.

Intel's flash memories employ a unique circuit to internally generate the erase and program verify voltages. Figure 3 shows a simplified version of the circuit. The circuit consists of a high voltage switch and the verify voltage generator. Transistors M1 through M4 constitute the high voltage switch which disconnects  $V_{pp}$  from the resistor when the device is not in the verify mode. The verify voltage generator includes a resistor divider and a buffer. Internal margin voltage generation maintains microprocessor compatibility by eliminating the need for external reference voltages.

## Summary

Intel's ETOX Flash memory technology is a breakthrough in adding electrical chip-erase to familiar EPROM technology. With cost-effective electrical erasure and reprogramming, Intel's 28F256 flash memory fills the functionality gap between traditional EPROMs and EEPROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allow designers to easily augment memory flexibility and satisfy the need for updatable code storage in today's designs.




Figure 2. 28F256 Block Diagram




Figure 3. Erase/Program Verify Generator

SAN040100





Figure 4. Die Photograph

SAN040101



**Pin Names**

$A_0-A_{14}$	Address Inputs
$DQ_0-DQ_7$	Data Input/Output
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
$V_{PP}$	Program/Erase Power
$V_{CC}$	Device Power
$V_{SS}$	Ground

**Figure 5. 28F256 Pin Configurations**

Columns are numbered 0 through 255 beginning with the column nearest the X-decoder.

Quadrant Decoding (W)		Column Decoding (Y)				LEFT HALF ARRAY O0 O1 O2 O3		RIGHT HALF ARRAY O4 O5 O6 O7	
A4	A3	A2	A1	A0	A10	O0/O7	O1/O6	O2/O5	O3/O4
0	0	0	0	0	0	3L192	8L128	8L64	8L0
0	1	0	0	0	0	3L193	8L129	8L65	8L1
0	1	0	0	0	1	3L194	8L130	8L66	8L2
0	0	0	0	0	1	3L195	8L131	8L67	8L3
0	0	0	0	1	0	3L196	8L132	8L68	8L4
0	1	0	0	1	0	3L197	8L133	8L69	8L5
0	1	0	0	1	1	3L198	8L134	8L70	8L6
0	0	0	0	1	1	3L199	8L135	8L71	8L7
1	0	1	1	0	0	3L248	8L184	8L120	3L56
1	1	1	1	0	0	3L249	8L185	8L121	3L57
1	1	1	1	0	1	3L250	8L186	8L122	3L58
1	0	1	1	0	1	3L251	8L187	8L123	3L59
1	0	1	1	1	0	3L252	8L188	8L124	3L60
1	1	1	1	1	0	3L253	8L189	8L125	3L61
1	1	1	1	1	1	3L254	8L190	8L126	3L62
1	0	1	1	1	1	3L255	8L191	8L127	3L63

Figure 6. Bitline Decoding

X-DECODING. Wordlines are numbered 0 through 511 beginning at the top of the array.

WL	A14	A13	A12	A7	A6	A5	A11	A9	A8
WL0	0	0	0	0	0	0	0	0	0
WL1	0	0	0	0	0	0	0	0	1
WL2	0	0	0	0	0	0	0	1	0
WL3	0	0	0	0	0	0	0	1	1
WL508	1	1	1	1	1	1	1	0	0
WL509	1	1	1	1	1	1	1	0	1
WL510	1	1	1	1	1	1	1	1	0
WL511	1	1	1	1	1	1	1	1	1

Figure 7. Wordline Decoding




Figure 8. Bit Map



# ENGINEERING REPORT

ER-23

October 1989

## The Intel 28F512 Flash Memory

ENGINEERING REPORT

SAN040105

Order Number: 294007-002



## INTRODUCTION

Intel's 28F512 ETOX™-II (EPROM tunnel oxide) flash memory adds electrical chip erasure and reprogramming to EPROM non-volatility and ease of use. Advances in tunnel oxides and photolithography have made it possible to develop a double-polysilicon single-transistor read/write random access nonvolatile memory, capable of greater than 10,000 reprogramming cycles. The 28F512 flash memory electrically erases all bits in the array matrix via electron tunneling. The EPROM programming mechanism of hot electron injection is employed for electrical byte programming.

A command port interface, internal margin voltage generation, and address and data latches augment standard EPROM circuitry to optimize Intel's 28F512 CMOS flash memory for microprocessor-controlled reprogramming.

Read timing parameters are equivalent to those of CMOS EPROMs, EEPROMs, and SRAMs. The 120 ns\* access time results from a high memory cell current (95  $\mu$ A), low resistance poly-silicide wordlines, advanced scaled periphery transistors, and an optimized data-out buffer.

The dense one-transistor cell structure, coupled with high array efficiency, yield a 512-kilobit die measuring 227 by 181 mils.

## TECHNOLOGY OVERVIEW

Intel's ETOX-II flash memory technology is derived from its standard CMOS EPROM process base. Using advanced 1.0  $\mu$ m double-polysilicon n-well CMOS technology, the 65,536 x 8-bit flash memory employs a 3.8  $\mu$ m x 4.0  $\mu$ m single transistor cell, affording equivalent array density as comparable EPROM technology. The flash memory cell structure is identical to the EPROM structure, except for the thinner gate (tunnel) oxide. Figure 1 compares the flash memory cell to the EPROM cell.

High quality tunnel oxide under the single floating polysilicon gate promotes electrical erasure. All cells in the array are simultaneously erased via Fowler-Nordheim tunneling. Applying 12V on the source junctions and grounding the select gates erases the entire array in one second (typical). Programming is accomplished with the standard EPROM mechanism of hot electron injection from the cell drain junction to the floating gate. Programming is initiated by bringing both the select gate and the cell drain to high voltage. Programming occurs at a typical rate of 10  $\mu$ s per byte.

\*Available 1H90

## DEVICE ARCHITECTURE

### Command Port

One feature which differentiates Intel's 512-kilobit flash memory is the command port architecture, illustrated in Figures 2 and 3.

The command port simplifies microprocessor control of the erase, erase verify, program, program verify, and read operations, without the need for additional control pins or the multiplexing of high voltage with control functions. On-chip address and data latches minimize system interface logic and free the system bus during erase and program operations. High voltage (12V) on the Vpp pin enables the command port. In the absence of this high voltage, the command port defaults to the read operation, inhibiting erasure or programming of the device.




Figure 1. EPROM Cell vs. Flash Memory Cell

The command port consists of a command register, command decoder and state latch, the data-in latch, and the address latch. The command decoder output directs the operation of the high voltage flash-erase switch, program voltage generator, and the erase/program verify voltage generator.

Functions are selected via the command port in a microprocessor write cycle controlled by the Chip-Enable and Write-Enable pins. Contents of the address latch are updated on the falling edge of Write-Enable. The rising edge of Write-Enable latches the command and data registers, and initiates operations.

## Erase

Erase is achieved through a two-step write sequence. The erase set-up code is written to the command register in the first cycle. The erase confirmation code is written in the second cycle. The rising edge of this second Write-Enable pulse initiates the erase operation. The command decoder triggers the high voltage flash-erase switch, connecting the 12V supply to the source of all bits in the array, while all wordlines are grounded. Fowler-Nordheim tunneling results in the simultaneous erasure of all bits.

The array source switch, shown in Figure 4, switches high voltage onto the source junctions. During erasure, the high-voltage latch formed by M5 through M8 enables transistor M15. Transistor M15 pulls the array source up to 12V. Transistor M16 pulls the source to ground during read and program operations.

To obtain fast erase times, the device must supply the grounded gate breakdown current which occurs on the sources of the memory array. The upper boundary for current sourcing capability of M15 is set by the maximum allowable substrate current. If  $V_{pp}$  is raised to 12V before  $V_{CC}$  is above approximately 1.8V, the low  $V_{CC}$  detect circuit formed by transistors M1 to M4 drives the node LOW  $V_{CC}$  to 0V. Transistors M9 to M11 then force the erase circuit into a non-erase state with M15 off and M16 on. When  $V_{CC}$  rises above 1.8V, the chip will be reset into the read state.

Writing the erase verify code into the command register terminates erasure, latches the address of the byte to verify, and sets the internally-generated erase margin voltage. The microprocessor then accesses the output from the addressed byte using standard read timings. The verify procedure repeats for all addresses. Should a byte require more time to reach the erased state, another erase operation is applied. The erase and verify operations continue until the entire array is erased.

## Programming

Programming follows a similar flow. The program set-up command is written to the command register on the first cycle. The second cycle loads the address and data latches. The rising edge of the second Write-Enable pulse initiates programming by applying high voltage to the gates and drains of the bits to be programmed.

Writing the program verify command to the register terminates the programming operation and applies the program verify voltage to the newly programmed byte. Again, the addressed byte can be read using standard microprocessor read timings. Should the addressed byte require more time to reach the programmed state, the programming operation and verification are repeated until the byte is programmed.

## DEVICE RELIABILITY

### Cell Margining

Erase and program verification ensure the data retention of the newly altered memory bits. The cell margining performed in the Quick-Pulse Programming™ and Quick-Erase™ algorithms is more reliable than historical overpulsing schemes as margining tests the amount of charge stored on the floating gate.

Intel's flash memories employ a unique circuit to internally generate the erase and program verify voltages. Figure 5 shows a simplified version of the circuit. The circuit consists of a high voltage switch and the verify voltage generator. Transistors M1 through M4 constitute the high voltage switch which disconnects  $V_{pp}$  from the resistor when the device is not in the verify mode. The verify voltage generator includes a resistor divider and a buffer. Internal margin voltage generation maintains microprocessor compatibility by eliminating the need for external reference voltages.

### Erase/Program Cycling

One of the most significant aspects of the 28F512 is its capability for a minimum of 10,000 erase/program cycles. Destructive oxide breakdown has been a limiting factor in extended cycling of thin oxide EEPROMs. Intel's ETOX-II flash memory technology extends cycling performance through: improved tunnel oxide processing that increases charge carrying capability tenfold; reduced oxide area under stress minimizing probability of oxide defects in the region; and reduced oxide stress due to a lower peak electric field (lower erase voltage than EEPROM).

A typical cell erase/program margin ( $V_t$ ) is shown as a function of reprogramming cycles in Figure 6. After 10,000 reprogramming cycles, a 2.5V program read margin exists, ensuring reliable data retention. Accelerated retention bake experiments, for devices with 10,000 reprogramming cycles, show minimal program  $V_t$  shift.

Reliable erase/program cycling also requires proper selection of the erase  $V_t$  maximum and maintenance of a tight  $V_t$  distribution. The maximum erase  $V_t$  is set to 3.2V via the erase algorithm and the internal erase verify circuits. Superior oxide quality gives an erase  $V_t$  distribution width that improves slightly with cycling (Figure 7). The tight erased  $V_t$  distribution gives an order of magnitude of erase time margin to the fastest erasing cell (Figure 8).

Figures 9 and 10 illustrate typical programming performance over variations in temperature and  $V_{pp}$ . Figures 11 and 12 depict typical erase performance versus temperature and  $V_{pp}$ . As seen in these figures, the 28F512 performs extended erase and program cycling well within the performance boundaries of the program and erase algorithms.

## SUMMARY

Intel's ETOX-II flash memory technology is a breakthrough in adding electrical chip-erase to high-density EPROM technology. Intel's 28F512 CMOS flash memory offers the most cost-effective and reliable alter-

native for read/write random access nonvolatile memory. Microprocessor-compatible specifications, straightforward interfacing, and in-circuit alterability allow designers to easily augment memory flexibility and satisfy the need for nonvolatile storage in today's designs.




Figure 2. 28F512 Block Diagram






Figure 3. Command Port Block Diagram

SAN040108



294007-5


Figure 4. Array Source Switch



294007-6


Figure 5. Erase/Program Verify Generator

SAN040109




294007-7

Figure 6. Array  $V_t$  vs. Cycles



294007-8


Figure 7. Erase  $V_t$  Distribution vs. Cycling



294007-9

Figure 8. Array Erase  $V_t$  vs. Erase Time

Conditions:  $V_{pp} = 12.0V$  Nominal



294007-10

Figure 9. 28F512 Typical Programming Time vs. Temperature




Figure 10. 28F512 Typical Programming Time vs. V<sub>pp</sub> Voltage




Figure 11. 28F512 Typical Erase Time vs. Temperature

SAN040112




Figure 12. 28F512 Typical Erase Time vs. V<sub>pp</sub> Voltage





Figure 13. 28F512 Die Photograph

SAN040113





**Pin Names**

A <sub>0</sub> -A <sub>15</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>7</sub>	Data Input/Output
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
V <sub>pp</sub>	Program/Erase Power
V <sub>CC</sub>	Device Power
V <sub>SS</sub>	Ground

**Figure 14. 28F512 Pin Configurations**

Columns are numbered 0 through 511 beginning with the column nearest the X-decoder.

Outputs are grouped as follows:

							Left Half Array				Right Half Array			
							00	01	02	03	04	05	06	07
Address							Bitlines							
A14	A15	A3	A10	A2	A1	A0	IO0/7	IO1/06	IO2/05	IO3/04				
0	0	0	0	0	0	0	BL384	BL256	BL128	BL0				
0	0	1	0	0	0	0	BL385	BL257	BL129	BL1				
0	0	0	0	0	0	1	BL386	BL258	BL130	BL2				
0	0	1	0	0	0	1	BL387	BL259	BL131	BL3				
0	0	0	0	0	1	0	BL388	BL260	BL132	BL4				
0	0	1	0	0	1	0	BL389	BL261	BL133	BL5				
0	0	0	0	0	1	1	BL390	BL262	BL134	BL6				
0	0	1	0	0	1	1	BL391	BL263	BL135	BL7				
•	•	•	•	•	•	•	•	•	•	•				
1	1	0	1	1	1	0	BL508	BL380	BL252	BL124				
1	1	1	1	1	1	0	BL509	BL381	BL253	BL125				
1	1	0	1	1	1	1	BL510	BL382	BL254	BL126				
1	1	1	1	1	1	1	BL511	BL383	BL255	BL127				

Figure 15. Bitline Decoding

X-DECODING: Wordlines are numbered 0 through 511 beginning at the top of the array.


X Address									Row
A12	A7	A6	A5	A4	A13	A11	A9	A8	WL
0	0	0	0	0	0	0	0	0	XL0
0	0	0	0	0	0	0	0	1	XL1
0	0	0	0	0	0	0	1	0	XL2
0	0	0	0	0	0	0	1	1	XL3
0	0	0	0	0	0	1	0	0	XL4
0	0	0	0	0	0	1	0	1	XL5
0	0	0	0	0	0	1	1	0	XL6
0	0	0	0	0	0	1	1	1	XL7
0	0	0	0	0	1	0	0	0	XL8
0	0	0	0	0	1	0	0	1	XL9
0	0	0	0	0	1	0	1	0	XL10
0	0	0	0	0	1	0	1	1	XL11
0	0	0	0	0	1	1	0	0	XL12
0	0	0	0	0	1	1	0	1	XL13
0	0	0	0	0	1	1	1	0	XL14
0	0	0	0	0	1	1	1	1	XL15
0	0	0	0	1	1	1	1	1	XL16
0	0	0	0	1	1	1	1	0	XL17
0	0	0	0	1	1	1	0	1	XL18
0	0	0	0	1	1	0	1	1	XL19
0	0	0	0	1	1	0	1	0	XL20
0	0	0	0	1	1	0	0	1	XL21
0	0	0	0	1	1	0	0	1	XL22
0	0	0	0	1	0	1	1	1	XL23
0	0	0	0	1	0	1	1	0	XL24
0	0	0	0	1	0	1	0	1	XL25
0	0	0	0	1	0	1	0	0	XL26
0	0	0	0	1	0	0	1	1	XL27
0	0	0	0	1	0	0	1	0	XL28
0	0	0	0	1	0	0	0	1	XL29
0	0	0	0	1	0	0	0	0	XL30
0	0	0	0	1	0	0	0	0	XL31

Figure 16. Wordline Decoding (Continued)

**X-DECODING:** Wordlines are number 0 through 511 beginning at the top of the array.

X Address									Row
A12	A7	A6	A5	A4	A13	A11	A9	A8	WL
0	0	0	1	0	0	0	0	0	XL32
•	•	•	•	•	•	•	•	•	•
0	0	0	1	0	1	1	1	1	XL47
0	0	0	1	1	1	1	1	1	XL48
•	•	•	•	•	•	•	•	•	•
0	0	0	1	1	0	0	0	0	XL63
0	0	1	0	0	0	0	0	0	XL64
•	•	•	•	•	•	•	•	•	•
0	0	1	0	0	1	1	1	1	XL79
0	0	1	0	1	1	1	1	1	XL80
•	•	•	•	•	•	•	•	•	•
0	0	1	0	1	0	0	0	0	XL95
1	1	1	1	0	0	0	0	0	XL480
•	•	•	•	•	•	•	•	•	•
1	1	1	1	0	1	1	1	1	XL495
1	1	1	1	1	1	1	1	1	XL496
•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	0	0	0	0	XL511

**Figure 16. Wordline Decoding (Continued)**



### Figure 17. Bit Map

**SAN040116**



# ENGINEERING REPORT

ER-24

October 1989

## The Intel 28F010 Flash Memory

SAN040117

## INTRODUCTION

Intel's 28F010 ETOX™-II (EPROM tunnel oxide) flash memory adds electrical chip erasure and reprogramming to EPROM non-volatility and ease of use. Advances in tunnel oxides and photolithography have made it possible to develop a double-polysilicon single-transistor read/write random access nonvolatile memory, capable of greater than 10,000 reprogramming cycles. The 28F010 flash memory electrically erases all bits in the array matrix via electron tunneling. The EPROM programming mechanism of hot electron injection is employed for electrical byte programming.

A command port interface, internal margin voltage generation, and address and data latches augment standard EPROM circuitry to make Intel's 28F010 the highest density CMOS flash memory for microprocessor-controlled reprogramming.

Read timing parameters are equivalent to those of CMOS EPROMs, EEPROMs, and SRAMs. The 135 ns access time results from a high memory cell current (95  $\mu\text{A}$ ), low resistance poly-silicide wordlines, advanced scaled periphery transistors, and an optimized data-out buffer.

The dense one-transistor cell structure, coupled with high array efficiency, yields a one megabit die measuring 225 by 265 mils.

## TECHNOLOGY OVERVIEW

Intel's ETOX-II flash memory technology is derived from its standard CMOS EPROM process base. Using advanced 1.0  $\mu\text{m}$  double-polysilicon n-well CMOS technology, the 131,072 x 8 bit flash memory employs a 3.8  $\mu\text{m}$  x 4.0  $\mu\text{m}$  single transistor cell, affording equivalent array density as comparable EPROM technology. The flash memory cell structure is identical to the EPROM structure, except for the thinner gate (tunnel) oxide. Figure 1 compares the flash memory cell to the EPROM cell.

High quality tunnel oxide under the single floating polysilicon gate promotes electrical erasure. All cells in the array are simultaneously erased via Fowler-Nordheim tunneling. Applying 12V on the source junctions and grounding the select gates erases the entire array in two seconds (typical). Programming is accomplished with the standard EPROM mechanism of hot electron injection from the cell drain junction to the floating gate. Programming is initiated by bringing both the select gate and the cell drain to high voltage. Programming occurs at a rate of 10  $\mu\text{s}$  per byte.

## DEVICE ARCHITECTURE

### Command Port

One feature which differentiates Intel's one-megabit flash memory is the command port architecture, illustrated in Figures 2 and 3.

The command port simplifies microprocessor control of the erase, erase verify, program, program verify, and read operations, without the need for additional control pins or the multiplexing of high voltage with control functions. On-chip address and data latches minimize system interface logic and free the system bus during erase and program operations. High voltage (12V) on the Vpp pin enables the command port. In the absence of this high voltage, the command port defaults to the read operation, inhibiting erasure or programming of the device.




Figure 1. EPROM Cell vs. Flash Memory Cell

The command port consists of a command register, command decoder and state latch, the data-in latch, and the address latch. The command decoder output directs the operation of the high voltage flash-erase switch, program voltage generator, and the erase/program verify voltage generator.

Functions are selected via the command port in a microprocessor write cycle controlled by the Chip-Enable and Write-Enable pins. Contents of the address latch are updated on the falling edge of Write-Enable. The rising edge of Write-Enable latches the command and data registers, and initiates operations.

## Erasure

Erasure is achieved through a two-step write sequence. The erase set-up code is written to the command register in the first cycle. The erase confirmation code is written in the second cycle. The rising edge of this second Write-Enable pulse initiates the erase operation. The command decoder triggers the high voltage flash-erase switch, connecting the 12V supply to the source of all bits in the array, while all wordlines are grounded. Fowler-Nordheim tunneling results in the simultaneous erasure of all bits.

The array source switch, shown in Figure 4, switches high voltage onto the source junctions. During erasure, the high voltage latch formed by M5 through M8 enables transistor M15. Transistor M15 pulls the array source up to 12V. Transistor M16 pulls the source to ground during read and program operations.

To obtain fast erase times, the device must supply the grounded gate breakdown current which occurs on the sources of the memory array. The upper boundary for current sourcing capability of M15 is set by the maximum allowable substrate current. If  $V_{pp}$  is raised to 12V before  $V_{CC}$  is above approximately 1.8V, the low  $V_{CC}$  detect circuit formed by transistors M1 to M4 drives the node LOW  $V_{CC}$  to 9V. Transistors M9 to M11 then force the erase circuit into a non-erase state with M15 off and M16 on. When  $V_{CC}$  rises above 1.8V, the chip will be reset into the read state.

Writing the erase verify code into the command register terminates erasure, latches the address of the byte to verify, and sets the internally-generated erase margin voltage. The microprocessor then accesses the output from the addressed byte using standard read timings. The verify procedure repeats for all addresses. Should a byte require more time to reach the erased state, another erase operation is applied. The erase and verify operations continue until the entire array is erased.

## Programming

Programming follows a similar flow. The program set-up command is written to the command register on the first cycle. The second cycle loads the address and data latches. The rising edge of the second Write-Enable pulse initiates programming by applying high voltage to the gates and drains of the bits to be programmed.

Writing the program verify command to the register terminates the programming operation and applies the program verify voltage to the newly programmed byte. Again, the addressed byte can be read using standard microprocessor read timings. Should the addressed byte require more time to reach the programmed state, the programming operation and verification are repeated until the byte is programmed.

## DEVICE RELIABILITY

### Cell Margining

Erase and program verification ensure the data retention of the newly altered memory bits. The cell margining performed in the Quick-Pulse Programming™ and Quick-Erase™ algorithms is more reliable than historical overpulsing schemes as margining tests the amount of charge stored on the floating gate.

Intel's flash memories employ a unique circuit to internally generate the erase and program verify voltages. Figure 5 shows a simplified version of the circuit. The circuit consists of a high voltage switch and the verify voltage generator. Transistors M1 through M4 constitute the high voltage switch which disconnects  $V_{pp}$  from the resistor when the device is not in the verify mode. The verify voltage generator includes a resistor divider and a buffer. Internal margin voltage generation maintains microprocessor compatibility by eliminating the need for external reference voltages.

### Erase/Program Cycling

One of the most significant aspects of the 28F010 is its capability for a minimum of 10,000 erase/program cycles. Destructive oxide breakdown has been a limiting factor in extended cycling of thin oxide EEPROMs. Intel's ETOX-II flash memory technology extends cycling performance through: improved tunnel oxide processing that increases charge carrying capability ten-fold; reduced oxide area under stress minimizing probability of oxide defects in the region; and reduced oxide stress due to a lower peak electric field (lower erase voltage than EEPROM).

A typical cell erase/program margin ( $V_t$ ) is shown as a function of reprogramming cycles in Figure 6. After 10,000 reprogramming cycles, a 2.5V program read margin exists, ensuring reliable data retention. Accelerated retention bake experiments, for devices with 10,000 reprogramming cycles, show minimal program  $V_t$  shift.

Reliable erase/program cycling also requires proper selection of the erase  $V_t$  maximum and maintenance of a tight  $V_t$  distribution. The maximum erased  $V_t$  is set to 3.2V via the erase algorithm and the internal erase verify circuits. Superior oxide quality gives an erased  $V_t$  distribution width that improves slightly with cycling (Figure 7). The tight erase  $V_t$  distribution gives an order of magnitude of erase time margin to the fastest erasing cell (Figure 8).

Figures 9 and 10 illustrate typical programming performance over variations in temperature and  $V_{pp}$ . Figures 11 and 12 depict typical erase performance versus temperature and  $V_{pp}$ . As seen in these figures, the 28F010 performs extended erase and program cycling well within the performance boundaries of the program and erase algorithms.

## SUMMARY

Intel's ETOX-II flash memory technology is a breakthrough in adding electrical chip-erase to high-density EPROM technology. Intel's 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access non-volatile memory. Microprocessor-compatible specifications, straightforward interfacing, and in circuit alterability allow designers to easily augment memory flexibility and satisfy the need for nonvolatile storage in today's designs.




Figure 2. 28F010 Block Diagram






Figure 3. Command Port Block Diagram



294008-5

Figure 4. Array Source Switch




294008-6

Figure 5. Erase/Program Verify Generator


SAN040121






294008-7

Figure 6. 1M Array  $V_T$  vs. Cycles




294008-8

Figure 7. Erase  $V_T$  Distribution vs. Cycling



294008-9


Figure 8. Array Erase  $V_t$  vs. Erase Time



294008-10


Figure 9. 28F010 Typical Programming Time vs. Temperature

SAN040123



294008-11


Figure 10. 28F010 Typical Programming Time vs. V<sub>pp</sub> Voltage



294008-12


Figure 11. 28F010 Typical Erase Time vs. Temperature

SAN040124



294008-13

Figure 12. 28F010 Typical Erase Time vs. V<sub>pp</sub> Voltage



294008-14

Figure 13. 28F010 Die Photograph

SAN040126




Figure 14. 28F010 Pin Configurations

Columns are number 0 through 511 beginning with the column nearest the X-decoder.  
Outputs are grouped as follows:

							Left Half Array				Right Half Array			
							00	01	02	03	04	05	06	07
Address							Bitlines							
A16	A15	A10	A2	A1	A0	A3	IO0/7	IO1/6	IO2/5	IO3/4				
0	0	0	0	0	0	0	BL384	BL256	BL128	BL0				
0	0	0	0	0	0	1	BL385	BL257	BL129	BL1				
0	0	0	0	0	1	0	BL386	BL258	BL130	BL2				
0	0	0	0	0	1	1	BL387	BL259	BL131	BL3				
0	0	0	0	1	0	0	BL388	BL260	BL132	BL4				
0	0	0	0	1	0	1	BL389	BL261	BL133	BL5				
0	0	0	0	1	1	0	BL390	BL262	BL134	BL6				
0	0	0	0	1	1	1	BL391	BL263	BL135	BL7				
•	•	•	•	•	•	•	•	•	•	•				
1	1	1	1	1	0	0	BL508	BL380	BL252	BL124				
1	1	1	1	1	0	1	BL509	BL381	BL253	BL125				
1	1	1	1	1	1	0	BL510	BL382	BL254	BL126				
1	1	1	1	1	1	1	BL511	BL383	BL255	BL127				

Figure 15. Bitline Decoding

X Address										Row
A14	A12	A7	A6	A5	A4	A13	A11	A9	A8	WL -
0	0	0	0	0	0	0	0	0	0	XL0
0	0	0	0	0	0	0	0	0	1	XL1
0	0	0	0	0	0	0	0	1	0	XL2
0	0	0	0	0	0	0	0	1	1	XL3
0	0	0	0	0	0	0	1	0	0	XL4
0	0	0	0	0	0	0	1	0	1	XL5
0	0	0	0	0	0	0	1	1	0	XL6
0	0	0	0	0	0	0	1	1	1	XL7
0	0	0	0	0	0	1	0	0	0	XL8
0	0	0	0	0	0	1	0	0	1	XL9
0	0	0	0	0	0	1	0	1	0	XL10
0	0	0	0	0	0	1	1	0	1	XL11
0	0	0	0	0	0	1	1	0	0	XL12
0	0	0	0	0	0	1	1	0	1	XL13
0	0	0	0	0	0	1	1	1	0	XL14
0	0	0	0	0	0	1	1	1	1	XL15
0	0	0	0	0	1	1	1	1	1	XL16
0	0	0	0	0	1	1	1	1	0	XL17
0	0	0	0	0	1	1	1	0	1	XL18
0	0	0	0	0	1	1	1	0	0	XL19
0	0	0	0	0	1	1	0	1	1	XL20
0	0	0	0	0	1	1	0	1	0	XL21
0	0	0	0	0	1	1	0	0	1	XL22
0	0	0	0	0	1	0	0	0	0	XL23
0	0	0	0	0	1	0	1	1	1	XL24
0	0	0	0	0	1	0	1	1	0	XL25
0	0	0	0	0	1	0	1	0	1	XL26
0	0	0	0	0	1	0	1	0	0	XL27
0	0	0	0	0	1	0	0	1	1	XL28
0	0	0	0	0	1	0	0	1	0	XL29
0	0	0	0	0	1	0	0	0	1	XL30
0	0	0	0	0	1	0	0	0	0	XL31

Figure 16. Wordline Decoding

X Address										Row
A14	A12	A7	A6	A5	A4	A13	A11	A9	A8	WL
0	0	0	0	1	0	0	0	0	0	XL32
•	•	•	•	•	•	•	•	•	•	•••
0	0	0	0	1	0	1	1	1	1	XL47
0	0	0	0	1	1	1	1	1	1	XL48
•	•	•	•	•	•	•	•	•	•	•••
0	0	0	0	1	1	0	0	0	0	XL63
0	0	0	1	0	0	0	0	0	0	XL64
•	•	•	•	•	•	•	•	•	•	•••
0	0	0	1	0	0	1	1	1	1	XL79
0	0	0	1	0	1	1	1	1	1	XL80
•	•	•	•	•	•	•	•	•	•	•••
0	0	0	1	0	1	0	0	0	0	XL95
1	1	1	1	1	0	0	0	0	0	XL992
•	•	•	•	•	•	•	•	•	•	•••
1	1	1	1	1	0	1	1	1	1	XL1007
1	1	1	1	1	1	1	1	1	1	XL1008
•	•	•	•	•	•	•	•	•	•	•••
1	1	1	1	1	1	0	0	0	0	XL1023

Figure 16. Wordline Decoding (Continued)




Figure 17. Bit Map





# RELIABILITY REPORT

RR-60

October 1989

## **ETOX™ Flash Memory Reliability Data Summary**

**SAN040130**

## THE IMPORTANCE OF RELIABILITY

Reliability of the non-volatile memories in your end product is critical to your total system reliability. The use of Intel flash memories can make a difference. Reliability is not just tested, but designed into each component Intel manufactures.

### Quality = Reliability

A quality component is one that meets your specification when received and tested. A reliable component continues to meet your specification even years after you have shipped your product.

### CONSIDER QUALITY VS. RELIABILITY

The true cost of any component involves more than just the purchase price. The true component cost encompasses the initial purchase price, cost of rework during system production, and the cost of field repairs due to component failures. "Rework" costs during system production are incurred prior to shipment of your end product, and are a function of the quality of the component you purchase.

Repair costs incurred in the field after end product shipments, are a function of the reliability of the components. In addition to the increasing real cost of a system field service call, there is the intangible cost of a poor reliability reputation to the end use of your product. These costs depend upon the reliability of the components you purchase. Thus, reliability may impact costs during the system lifetime more than the initial quality of the components!

In-circuit reprogrammability of flash memories enables the addition of production line testing and system level screening. This capability, along with the inherent reliability of Intel flash components, provides your systems with significant reliability enhancements. Soldering the flash memory directly to the board enhances contact integrity. Since flash memories do not have to be removed for reprogramming, reliability risk due to handling is eliminated upon device installation. In addition, single socket testing reduces component handling during incoming inspection.

### Monitor Program

Reliability is designed into each component Intel manufactures. From the moment the design is put to paper, stringent reliability standards must be met at each step for a product to bear the Intel name.

Designing-in reliability, however, is only the beginning. Ongoing tests must be conducted to ensure that the original reliability specifications remain as valid in volume production as they were when the device was first qualified.

Intel's Reliability Monitor Program, devised to measure and control device reliability in production, is available to our customers. The Monitor Program subjects all of Intel's technologies to a 48 hour dynamic burn-in at 125°C (with a portion of these devices continued for a 1000 hour lifetest) and provides answers about device reliability that are not generally available from limited testing programs. When test rejects are encountered, failure analysis is performed on each failed part. Isolating the fault and determining the failure mechanism is a critical part of the Monitor Program.

The primary objective is to deliver reliable, quality devices. Actions that Intel takes to meet this objective may include a process or design change, or added reliability screen. Each decision is made with our customers in mind so that they receive the parts—and the performance—that they ordered by specifying Intel. Reliability qualification assures that all new production material meets Intel's reliability standards. The Reliability Monitor Program ensures that these high standards are continually maintained over the duration of a device's life. This reliability improves the lifetime reputation of your product, reducing the required number of field service calls.

## ETOX™ FLASH MEMORY TECHNOLOGY OVERVIEW

Intel's ETOX™ and ETOX II (EPROM tunnel oxide) flash memory technologies\* consist of a non-volatile memory cell that electrically erases in bulk array form. Derived from Intel's CHMOS\*\* II-E EPROM technology, ETOX flash memory technology combines the EPROM program mechanism with the EPROM erase mechanism. The memory cell is composed of a single transistor with a floating gate for charge storage, like the conventional EPROM. The primary difference between flash memory and EPROM cells is the flash memory cell's thinner gate oxide, which enables the electrical erase capability. This report compares and contrasts ETOX technology and EPROM reliability, describes Intel's flash reliability testing methodology, and summarizes the reliability data of Intel's flash memories.

\*Intel's ETOX flash memory process has patents pending.  
\*\*CHMOS is a patented process of Intel Corporation.




Figure 1. ETOX™ Flash Memory Cell during Programming (Side View)




Figure 2. ETOX™ Flash Memory Cell during Erase (Side View)

### Similarities with EPROM

When in program mode, a flash memory behaves exactly like a conventional EPROM. A high drain voltage generates "HOT" electrons that are swept across the channel. High voltage on the control gate attracts these free electrons across the lower gate oxide into the floating gate, where they are trapped. See Figure 1. Thus, ETOX flash memory cells exhibit the same reliability characteristics as conventional EPROMs during program mode even with a thinner oxide. When in read mode, a flash memory behaves just like an EPROM.

### Differences from EPROM

With respect to functionality, the major difference between flash memory technology and EPROM technology lies with the erase mechanism. For EPROM cells, ultraviolet light neutralizes the charge on the floating gate, thus erasing the cell. For ETOX flash memory cells, an electric field across the lower gate oxide pulls electrons off the floating gate to the source region, thus erasing the cell. See Figure 2. This erase mechanism is an E<sup>2</sup>PROM adaptation using "Fowler-Nordheim" (1) tunneling. The electric field during erase is the only new stress compared to EPROM that may impact overall reliability.

SAN040132

## Erase/Write Cycling

Failure mechanisms traditionally associated with cycling electrically erasable memories include charge loss due to defective bits, destructive oxide breakdown, and electron trapup. ETOX flash memory technology minimizes these failure mechanisms by improvements in process technology, reducing the electric field stressing the gate oxide, and using efficient erase/write algorithms to control programming and erasure.

## OXIDE QUALITY

Thin oxides used in tunnelling have been a reliability concern for electrically erasable memories. The quality of the ETOX tunnel oxide is approximately 10 times better than that of other tunnel oxide approaches. This breakthrough in tunnel oxide quality results from explicit process improvements and through the implicit advantages of the ETOX flash cell approach.

## OXIDE BREAKDOWN

Oxide breakdown, due to erase/write cycling, has also been a major reliability concern for thin oxide tunnelling. ETOX technology addresses this concern by reducing the amount of stress placed on the tunnel oxide during programming and erasure. First, erasing the flash cell involves tunnelling only through the gate/source overlap, thus reducing the area under stress. This, coupled with the improvement in oxide quality, lowers the probability of an oxide defect. Secondly, the flash cell is erased using a lower-voltage erase pulse, resulting in lower stress on the tunnel oxide. This lower electric field across the tunnel oxide (10MV/cm versus 12MV/cm) yields a theoretical wear out time  $10^8$  times longer than other E<sup>2</sup>PROM approaches.

## ELECTRON TRAPUP

The phenomenon of electron trapup, the gradual reduction of electron mobility through the tunnel oxide, results in increasing program and erase times as cycling occurs. The program and erase algorithms must apply more pulses to add charge to or bleed charge off the floating gate to ensure data retention and integrity. This is seen as a failure to program or erase within the algorithm's allowed time and not as a hard failure. The Quick-Pulse Programming™ and Quick-Erase™ algorithms maintain an efficient program and erase time for the specified number of cycles listed in the flash memory data sheets.

## ETOX™ FLASH MEMORY RELIABILITY TESTING

Intel flash memories undergo comprehensive testing to insure electrical reliability. This testing is done at qualification and during ongoing monitor checks.

Information on flash memory reliability testing procedures follows.

**High Temperature 5.25V Dynamic Lifetest**—This test is used to accelerate failure mechanisms by operating the devices at an elevated temperature of 125°C. During the test, the memory is sequentially addressed and the outputs are exercised, but not monitored or loaded. A checkerboard data pattern is used to simulate random patterns expected during actual use. Results of lifetesting have been summarized along with the failure analysis.

In order to best determine long-term failure rate, all devices used for lifetesting are subjected to standard INTEL testing. The 48 hour burn-in results are an indication of infant mortality and are not included in the failure rate calculation. (See Figure 3 for typical burn-in bias and timing diagrams.)

**High Temperature High Voltage Dynamic Lifetest**—This test is used to accelerate oxide breakdown failures. The test setup is identical to the one used for the dynamic lifetest except  $V_{CC}$  is increased. The acceleration factor due to this test can be found in Table 2. This data plus the standard dynamic lifetest data are used to calculate the 0.3 eV failure rate (See Figure 4 for typical bias and timing diagram).

**Data Retention Bake**—This test is used to accelerate charge loss from the floating gate. The test is performed by subjecting devices containing a 98% programmed pattern to a 250°C bake with no applied bias. In addition to data retention, this test is used to detect mechanical reliability problems (e.g., bond integrity) and process instability.

**Temperature Cycle**—This test consists of cycling the temperature of the chamber housing the subject devices from -65°C to +150°C and back. One thousand cycles are performed with a complete cycle taking 20 minutes. This test is to detect mechanical reliability problems and microcracks.

**Low Temperature Lifetest**—This test is performed at -10°C to detect the effects of hot electron injection into the gate oxide as well as package related failures (e.g., metal corrosion, etc.).<sup>4</sup>

**ESD Testing**—This test is performed to validate the product's tolerance to Electro Static Discharge damage. All products incorporate ESD protection networks on appropriate pins.

Two types of tests are performed. First, all devices are tested using Mil STD 883 test criteria. In addition, a charged device test is performed to further validate protection occurring during mechanical handling.

**Erase/Write Cycling (ETOX™ Flash Memories)**—


This test consists of repeatedly programming the device to an all 00H pattern and then erasing to all 0FFH data. Worst case voltage levels are used to maximize charge transfer to and from the floating gates. Cycling is used to ensure devices meet reprogrammability requirements as well as precondition for other reliability stresses.

**Failure Rate Calculations**


Failure rate calculations are given for each relevant activation energy. Failure rate calculations are made using the appropriate energy (2.3, 4.5) and the Arrhenius Plot as shown in Figure 5\*. The total equivalent device hours at a given temperature can be determined. The failure rate is then calculated by dividing the number of failures by the equivalent device hours and is expressed as a  $\% / 1000$  hours. To arrive at a confidence level associated failure rate, the failure rate is adjusted by a factor related to the number of device hours using a chi-square distribution. A conservative estimate of the failure rate is obtained by including zero failures at 0.3 eV. Devices submitted to stresses other than lifetest received a 168 hour lifetest prior to stressing.

**\*NOTE:**

The activation energies for various failure mechanisms are listed in Table I. The methodology for calculating failure rates is detailed in Appendix A.



293002-13  
 $\overline{OE} = -5.25V, R = 1 \text{ k}\Omega, V_{CC} = -5.25V,$   
 $\overline{PGM} = -5.25V$   
 $V_{PP} = 5.25V,$   
 $V_{SS} = GND, \overline{CE} = GND$



Binary Sequence from A<sub>0</sub> to A<sub>6</sub>

293002-3

**Figure 3. 28F010 Burn-In Bias and Timing Diagrams**




Figure 4. 28F010 Lifetest Bias and Timing Diagram




Figure 5. Arrhenius Plot

Table 1. Failure Mechanism Activation Energies Relevant to ETOX Flash Memories

Failure Mode	eV
Oxide	0.3
SBCL/SBCG/MBCL/MBCG	0.6
Contamination	1.0
Speed Degradation	0.3-1.0
Intrinsic Charge Loss	1.4
Contact Spiking	0.8

A typical lifetest bias and timing diagram is shown in Figure 4.

Type	Supply Voltage (Volts)	Oxide Thickness (Å)	Operating Stress (MV/CM)	Acceleration Factor at — % Over Stress				
				10%	20%	30%	50%	100%
CHMOS IIE	5	400	1.25	7.5	55	422	3162	5.6E + 5
CHMOS III E	5	235	2.13	3.7	13.4	49.1	658	4.3E + 5
ETOX™	5	400	1.25	7.5	55	422	3162	5.6E + 8
ETOX II	5	235	2.13	3.7	13.4	49.1	658	4.3E + 5

**ASSUMES:**

1. No bias generators
2. Depletion loads
3. Failure rate calculations use the appropriate acceleration factor for stress voltage and maximum operating voltage (conservative).
4. See reference 7 for VAF determination.

**Table 2. Time-Dependent Oxide Failure Acceleration****RELIABILITY DATA SUMMARY**

The following data is an accumulation of recent qualification and monitor program results. Failure rate calculation methods listed in Appendix A were used to arrive at the tabularized failure rates.

In reviewing the reliability data as presented, questions may arise as to why lot sizes often decrease from one test to another without a corresponding number of identified failures. This is due to a variety of factors. Many tests require smaller sample sizes and as a result all parts from a previous test do not necessarily flow through to a succeeding test.

In addition, various parts are pulled from a sample lot when mechanical or handler failures occur. These "failures" are not a result of the specific test just completed but are nonetheless removed from the sample lot size and are not included in any failure rate calculation. It can also happen that a particular test is done incorrectly through human error or faulty test equipment and "invalid" failures are put aside for retesting at a later date, decreasing the lot size for a succeeding test. If these parts are found to be truly defective, they are treated as failures and listed. If they test out properly, they are removed from any calculation data base.

**References**

1. M. Lenzlinger, E. H. Snow, "Fowler-Nordheim tunneling into thermally grown SiO<sub>2</sub>", Journal of Applied Physics, Vol. 40 (1969), p. 278.
2. S. Rosenberg, D. Crook, B. Euzent, "16th Annual Proceedings of the International Reliability Physics Symposium", pp. 19-25, 1978.
3. S. Rosenberg, B. Euzent, "HMOS Reliability" Reliability Report RR-18, Intel Corporation, 1979.
4. R. M. Alexander, "Calculating Failure Rates from Stress Data, April 1984 International Reliability Physics Symposium.
5. "EPROM Reliability DATA Summary" Reliability Report RR-35, Intel Corporation, 1985.
6. "E<sup>2</sup>PROM and NVRAM Reliability DATA Summary" Reliability Report RR-59B, Intel Corporation, 1986.
7. E.S. Anolick, G.R. Nelson, "Low Field Time Dependent Dielectric Integrity", 1979 International Reliability Physics Symposium, pp. 8-12.

**NOTE:**

The methodology for calculating failure rates is detailed in Appendix A.

SAN040136

**27F64**

The Intel 27F64 (CERDIP) is a 64K Electrically Bulk-Erasable Flash Memory.

Number of Bits: 65,536  
 Organization: 8,192 × 8  
 Pin Out: 28-pin CERDIP  
 Die Size: 115 × 132 mils

Process:

Cell Size:

Programming Voltage:

Technology:

ETOX™ Flash Memory

6.0 × 6.0 μM

12.75 VOLTS EXTERNAL

CMOS

**Table 1. Reliability Data Summary**

Year	Burn-In	125°C Dynamic Lifetest				7.0V Dynamic Lifetest			
	48 Hours	168 Hrs	500 Hrs	1K Hours	2K Hrs	48 Hrs	168 Hrs	500 Hrs	1K Hrs
1988	0/3615	1/3602	1/992	0/990	0/990	0/432	0/432	0/432	0/432
Total	0/3615	1/3602	1/992	0/990	0/990	0/432	0/432	0/432	0/432
		A	A						

**Table 2. Additional Qualification Tests**

Year	Program/Erase		250°C Data Retention Bake					
	Cycling		48 Hours		168 Hours		500 Hours	
	100	20K	Noncycled	Cycled	Noncycled	Cycled	Noncycled	Cycled
1988	0/1396	0/100	0/125	0/390	0/125	2/390	1/125	1/388
Total	0/1396	0/100	0/125	0/390	0/125	2/390	1/125	1/388
						A	A	A

Failure Analysis: A—Single bit charge loss

**Table 3. 27F64 Failure Rate Prediction**

125°C Actual Device Hours	Ea eV	Equivalent Hours		# Fail	Failure Rate %/1K Hours (60% U.C.L.)	
		55°C	70°C		55°C	70°C
2.25E - 06	0.3 BI - ELT	1.33E - 07	8.40E - 06	0	—	—
4.32E - 05	0.3 HVELT VAF*	1.08E - 09	6.80E - 08	0	0.00008	0.00013
2.69E - 06	0.6 BI - ELT - HVELT	9.20E - 07	3.60E - 07	2	0.0045	0.0110
2.69E - 06	1.0 BI - ELT - HVELT	9.60E - 08	2.00E - 07	0	0.0009	0.0046
Combined Failure Rate:					0.0054	0.0157
FITs:					54	157

\*VAF (Voltage Acceleration Factor) for HVELT = 422

**NOTE:**

125°C Dynamic Lifetest and 7.0V Dynamic Lifetest samples each contain a split between units which saw 100 p/e cycles before stress and those which did not.

SAN040137





## 28F256

The Intel 28F256 is a 256-kilobit bulk-erasable flash memory.

Number of Bits:	262,144	Process:	ETOX™ Flash Memory
Organization:	32,768 × 8	Technology:	CMOS
Pin Out:	32-pin CERDIP	Cell Size:	6.0 × 6.0 μM
Die Size:	181 × 203 mils	Programming Voltage Options:	(P1) 12.0V +/− 5%

Table 1. Reliability Data Summary

Year	Burn-In	125°C Dynamic Lifetest				7.25V Dynamic Lifetest				
	48 Hours	168 Hrs	500 Hrs	1K Hours	2K Hrs	48 Hrs	168 Hrs	500 Hrs	1K Hrs	2K Hrs
1988	1/17622	1/17620	1/945	0/941	0/430	0/458	0/456	0/456	0/152	0/95
1989	0/5428	0/5426	0/432	0/432	0/332	0/466	0/466	0/215	0/215	—
Total	1/23050	1/23046	1/1377	0/1373	0/752	0/924	0/922	0/671	0/367	0/95
	A	B	C							

Table 2. Additional Qualification Tests

Year	Program/Erase	250°C Data Retention Bake					
	Cycling	48 Hours		168 Hours		500 Hours	
	100	Noncycled	Cycled	Noncycled	Cycled	Noncycled	Cycled
1988	0/1867	0/735	1/437	0/733	2/436	1/585	3/143
1989	0/800	0/900	0/500	1/874	0/500	5/873	1/497
Total	0/2667	0/1635	1/937	1/1607	3/936	6/1458	4/640
			D	D	D	D	E

Year	Temperature Cycling				Thermal Shock	
	200 Cycles	500 Cycles	1K Cycles	50 Cycles	200 Cycles	500 Cycles
1988	0/233	0/223	0/223	0/224	0/224	0/224
1989	0/175	0/175	0/175	0/125	0/125	0/125
Total	0/398	0/398	0/398	0/349	0/349	0/349

**NOTE:**

The 250°C Data Retention Bake samples labeled "Noncycled" received no program/erase cycling prior to Bake. "Cycled" units first saw 100 p/e cycles.

28F256 Failure Rate Prediction

125°C Actual Device Hours	Ea (eV)	Equivalent Hours		# Fail	Fail Rate %/1K Hours	
		55°C	70°C		55°C	70°C
4.66 × 10 <sup>6</sup>	0.3 BI	2.74 × 10 <sup>7</sup>	1.78 × 10 <sup>7</sup>	0		
6.56 × 10 <sup>5</sup>	0.3 × VAF	2.12 × 10 <sup>8</sup>	1.38 × 10 <sup>8</sup>	0		
TOTAL 0.3 eV Failures =				0	0.0001	0.0001
4.66 × 10 <sup>6</sup>	0.6 BI	1.62 × 10 <sup>8</sup>	6.81 × 10 <sup>7</sup>	2		
6.56 × 10 <sup>5</sup>	0.6 HVELT	2.27 × 10 <sup>7</sup>	9.58 × 10 <sup>6</sup>	0		
TOTAL 0.6 eV Failures =				2	0.0017	0.0040
4.66 × 10 <sup>6</sup>	1.0 BI	1.72 × 10 <sup>9</sup>	4.07 × 10 <sup>8</sup>	0		
6.56 × 10 <sup>5</sup>	1.0 HVELT	2.42 × 10 <sup>8</sup>	5.73 × 10 <sup>7</sup>	0		
TOTAL 1.0 eV Failures =				0	0.0000	0.0002
				Combined Failure Rate: FITs:		0.0018 18
						0.0043 43

$\theta_{JA} = 79^\circ\text{C/W}$   
 $V_{CC} = 5.25\text{V}$   
 $I_{CC@55} = 18\text{ mA}$   
 $I_{CC@70} = 17\text{ mA}$   
 $I_{CC@125} = 16\text{ mA}$

Temp with  $\theta_{JA}$   
 $T(55) = 335.6\text{K}$   
 $T(70) = 350.2\text{K}$   
 $T(125) = 404.7\text{K}$   
 $T(250) = 523.1\text{K}$

$k = 8.62\text{E} - 05\text{ eV/K}$

		Thermal Accel. Factors	
		55°C	70°C
BI/ELT	0.3	5.886	3.821
Accel.	0.6	34.65	14.60
Factors:	1.0	368.3	87.24

Voltage Accel. Factor (VAF)  
for HVELT on this process is = 422.0

Failure Analysis:

- A. 1-Single bit charge gain (pass. defect)
- B. 1-Single bit charge gain (metal defect)
- C. 1-Multiple bit charge loss (pass. defect)
- D. 1-Single bit charge loss
- E. 3-Single bit charge loss
  - 1-Open bond wire



RR-60

## 28F512

The Intel 28F512 is a 512-Kbit bulk-erasable flash memory.

Number of Bits:	524,288	Process:	ETOX II Flash Memory
Organization:	65,536 × 8	Technology:	CMOS
Pin Out:	32-pin CERDIP/PLCC	Cell Size:	3.8 × 4.0 μM
Die Size:	227 × 181 mils	Programming Voltage Options:	12.0V ± 5%

Table 1. Reliability Data Summary

Year	Burn-In	125°C Dynamic Lifetest			7.0V Dynamic Lifetest			
	48 Hours	168 Hrs	500 Hrs	1K Hours	48 Hrs	168 Hrs	500 Hrs	1K Hrs
1989	0/100	1/100	0/99	1/99	0/300	0/299	0/298	1/220
Total	0/100	1/100	0/99	1/99	0/300	0/299	1/298	1/220
		A		B			C	D

Table 2. Additional Qualification Tests

Year	Program/Erase	250°C Data Retention Bake					
	Cycling	48 Hours		168 Hours		500 Hours	
	10K	Noncycled	Cycled	Noncycled	Cycled	Noncycled	Cycled
1989	2/706	1/63	0/62	0/62	0/62	0/62	0/62
Total	2/706	1/63	0/62	0/62	0/62	0/62	0/62
	D	E					

Year	Temperature Cycling				Thermal Shock	
	200 Cycles	500 Cycles	1K Cycles	50 Cycles	200 Cycles	500 Cycles
1989	0/80	0/80	0/80	0/79	0/79	0/79
Total	0/80	0/80	0/80	0/79	0/79	0/79

**NOTE:**

250°C Data Retention Bake "Cycled" units received 10,000 program/erase cycles prior to Bake. 125°C Dynamic Lifetest and 7.0V Dynamic Lifetest samples contain a mix of cycled and uncycled material.

SAN040140

28F512 Failure Rate Prediction

125°C Actual Device Hours	Ea (eV)	Equivalent Hours		# Fail	Fail Rate %/1K Hours	
		55°C	70°C		55°C	70°C
9.44 × 10 <sup>4</sup>	0.3 BI	5.65 × 10 <sup>5</sup>	3.68 × 10 <sup>5</sup>	0		
2.59 × 10 <sup>5</sup>	0.3 × VAF	1.43 × 10 <sup>8</sup>	9.46 × 10 <sup>7</sup>	0		
TOTAL 0.3 eV Failures =				0	0.0006	0.0010
9.44 × 10 <sup>4</sup>	0.6 BI	3.39 × 10 <sup>6</sup>	1.42 × 10 <sup>6</sup>	1		
2.59 × 10 <sup>5</sup>	0.6 HVELT	9.29 × 10 <sup>6</sup>	3.91 × 10 <sup>6</sup>	0		
TOTAL 0.6 eV Failures =				1	0.0159	0.0386
9.44 × 10 <sup>4</sup>	0.8 BI	1.12 × 10 <sup>7</sup>	3.52 × 10 <sup>6</sup>	0		
2.59 × 10 <sup>5</sup>	0.8 HVELT	3.07 × 10 <sup>7</sup>	9.66 × 10 <sup>6</sup>	2		
TOTAL 0.8 eV Failures =				2	0.0074	0.0242
9.44 × 10 <sup>4</sup>	1.0 BI	3.68 × 10 <sup>7</sup>	8.71 × 10 <sup>6</sup>	1		
2.59 × 10 <sup>5</sup>	1.0 HVELT	1.01 × 10 <sup>8</sup>	2.39 × 10 <sup>7</sup>	0		
TOTAL 1.0 eV Failures =				1	0.0015	0.0060
				Combined Failure Rate:	0.0254	0.0702
				FITS:	254	702

$\theta_{JA} = 59^{\circ}\text{C/W}$   
 $V_{CC} = 5.25\text{V}$   
 $I_{CC} @ 55 = 13 \text{ mA}$   
 $I_{CC} @ 70 = 12 \text{ mA}$   
 $I_{CC} @ 125 = 8 \text{ mA}$

Temp with  $\theta_{JA}$   
 $T(55) = 332.1\text{K}$   
 $T(70) = 346.8\text{K}$   
 $T(125) = 400.6\text{K}$   
 $T(250) = 523.1\text{K}$

$k = 8.62\text{E} - 05 \text{ eV/K}$

		Thermal Accel. Factors	
		55°C	70°C
BI/ELT	0.3		3.845
Accel.	0.6	35.93	14.87
	0.8	118.6	36.29
Factors:	1.0	391.2	89.09

Voltage Accel. Factor (VAF)  
 for HVELT on this process is = 93.3

- A. Multiple bit charge loss (contamination)
- B. Single bit charge loss
- C. 1-V<sub>MIN</sub> due to single leaky col
- D. 1-Basic function due to single leaky col
- E. 1-Adjacent column failure due to metal stringer
- 1 = ISB Failure Analysis pending assumed valid
- F. 1-Multiple bit charge loss

SAN040141

**28F010**

The Intel 28F010 is a 1024-Kbit bulk-erasable flash memory.

Number of Bits:	1,048,576	Process:	ETOX™ II Flash Memory
Organization:	2 (512 × 1024)	Technology:	CMOS
Pin Out:	32-pin CERDIP	Cell Size:	3.8 × 4.0 μM
Die Size:	225 × 265 mils	Programming Voltage:	12.0V ± 5%

**Table 1. Reliability Data Summary**

Year	Burn-In	125°C Dynamic Lifetest					7.0V Dynamic Lifetest				
	48 Hours	168 Hrs	500 Hrs	1K Hours	2K Hrs	48 Hrs	168 Hrs	500 Hrs	1K Hrs	2K Hrs	
1989	0/530	0/500	1/500	1/499	1/98	0/698	1/697	1/697	2/695	1/96	
Total	0/530	0/500	1/500	1/499	1/98	0/698	1/697	1/697	2/695	1/96	
			A	B	A		B	B	C	B	

**Table 2. Additional Qualification Tests**

Year	Program/Erase Cycling		250°C Data Retention Bake					
			48 Hours		168 Hours		500 Hours	
	10K	100K	Noncycled	Cycled	Noncycled	Cycled	Noncycled	Cycled
1989	13/2169	3/48	0/306	0/307	0/306	0/307	0/85	0/120
Total	13/2169	3/48	0/306	0/307	0/306	0/307	0/85	0/120
	D	E						

Year	Temperature Cycling			Thermal Shock		
	200 Cycles	500 Cycles	1K Cycles	50 Cycles	200 Cycles	500 Cycles
1989	0/369	0/369	0/369	0/318	0/318	0/318
Total	0/369	0/369	0/369	0/318	0/318	0/318

**NOTE:**

250°C Data Retention Bake "Cycled" units received 10,000 program/erase cycles prior to Bake. 125°C Dynamic Lifetest and 7.0V Dynamic Lifetest samples contain a mix of cycled and uncycled material.

28F010 Failure Rate Prediction

125°C Actual Device Hours	Ea (eV)	Equivalent Hours		# Fail	Fail Rate %/1K Hours	
		55°C	70°C		55°C	70°C
5.735 × 10 <sup>5</sup>	0.3 BI	3.52 × 10 <sup>6</sup>	2.24 × 10 <sup>6</sup>	0		
7.920 × 10 <sup>5</sup>	0.3 × VAF	4.56 × 10 <sup>8</sup>	2.91 × 10 <sup>8</sup>	1		
TOTAL 0.3 eV Failures =				1	0.0004	0.0007
5.735 × 10 <sup>5</sup>	0.6 BI	2.16 × 10 <sup>7</sup>	8.77 × 10 <sup>6</sup>	1		
7.920 × 10 <sup>5</sup>	0.6 HVELT	2.98 × 10 <sup>7</sup>	1.21 × 10 <sup>7</sup>	3		
TOTAL 0.6 eV Failures =				4	0.0103	0.0248
5.735 × 10 <sup>5</sup>	0.8 BI			2		
7.920 × 10 <sup>5</sup>	0.8 HVELT			1		
TOTAL 0.8 eV Failures =				3	0.0025	0.0080
				Combined Failure Rate: FITS:		
					0.0132 132	0.0335 335

$\theta_{JA} = 46^{\circ}\text{C/W}$   
 $V_{CC} = 5.25\text{V}$   
 $I_{CC} @ 55 = 15\text{ mA}$   
 $I_{CC} @ 70 = 13\text{ mA}$   
 $I_{CC} @ 125 = 11\text{ mA}$

Temp with  $\theta_{JA}$   
 $T(55) = 331.7\text{K}$   
 $T(70) = 346.2\text{K}$   
 $T(125) = 400.8\text{K}$   
 $T(250) = 523.1\text{K}$   
 $k = 8.62\text{E} - 05\text{ eV/K}$

Thermal Accel. Factors  

	55°C	70°C
BI/ELT 0.3	6.095	3.925
Accel. 0.6	37.14	15.41
0.8	123.9	38.35
Factors: 1.0	413.5	95.42

Voltage Accel. Factor (VAF)  
for HVELT on this process is = 93.3

- A. Speed degrade (spiked contact)
- B. Single bit charge loss
- C. 1-Column failure (spiked contact)
  - 1-Speed degrade (analysis pending; 0.3 eV)
- D. 7-Dual column (spiked contact)
  - 3-Column failure (spiked contact)
  - 2-Isb (analysis pending)
  - 1-Adjacent row (analysis pending)

- E. 2-Single bit programming push-out
  - 1-Single bit failure (oxide defect)\*

\*NOTE:

Current production testing guarantees programming push-out screens for 10K cycles. 100K cycle screens are currently under development.

## Plastic Reliability Data Summary

### INTRODUCTION

The following information is written to provide users with the description and reliability summary of Intel's plastic flash product PLCC packages. It includes brief test descriptions, a description of plastic packaging compounds and the reliability data obtained during the qualification and subsequent product monitors of the N28F256. Qualification results for the N28F512 and N28F010 will be available in Dec 89.

### PLASTIC PACKAGE CHARACTERISTICS

The plastic package is composed of flame retardant plastic/epoxy which meets the rating requirements of US94V0  $\frac{1}{16}$ " minimum. The die attach incorporates a silver-filled adhesive die attach on a silver spot plated leadframe. Bonding is accomplished through gold thermal compression bonding and lead finish is either tin plated or 60/40 solder dipped tin/lead.

### ELECTRICAL CHARACTERISTICS

Because of the electrical erase capabilities of Flash memories, parts may be programmed, 100% tested and erased in plastic packages.

Flash memories in plastic are tested to the same electrical/parametric levels as their counterparts in CERDIP. The characteristics include input/output voltage levels, speeds, leakage, and power requirement characteristics over the full commercial temperature operating range of 0°C–70°C. Performance capabilities are identical to that of CERDIP product.

### RELIABILITY/QUALITY STRESSES

**High Temperature 5.25V 125°C Dynamic Lifetest (HTDL)**—This test is used to accelerate failure mechanisms by operating the devices at an elevated temperature of 125°C. During the test, the memory is sequentially addressed and outputs are exercised but not monitored or loaded. A checkerboard data pattern is typically used to simulate random patterns expected during actual use. Results of lifetesting have been summarized along with failure analysis. In order to best determine long-term failure rates, all devices used for lifetesting are subjected to a standard Intel screening. The 48-hour burn-in results measure infant mortality and are not included in the failure rate calculations.

**High Temperature Extended Lifetest (HTELT)**—This test is also performed at 125°C but uses a smaller sam-

ple size. The parts are kept in the full active mode for the duration of the test with outputs driven. The test is intended to evaluate the long-term reliability of the product.

**High Voltage Extended Lifetest (HVELT)**—This test is used to accelerate oxide breakdown failures. The test is set up identical to the one used for dynamic lifetest except for  $V_{CC}$  and  $V_{pp}$  which are raised to 6.5V. The voltage acceleration factor for this configuration can be found in Table II.

**Data Retention Bake**—This test is used to accelerate charge loss from the floating gate. The test is performed by subjecting devices containing a 98% + program pattern to a 140°C bake with no applied bias. In addition to data retention, this test can also be used to detect mechanical reliability problems such as bond integrity or process instabilities.

### 85/85 TEST

During the 85°C/85% relative humidity test, the devices are subjected to a high temperature, high humidity environment. The object of the test is to accelerate failure mechanisms through an electrolytic process. This is accomplished through a combination of moisture penetration of the plastic, voltage potentials and contamination which, if present, would combine with the moisture to act as an electrolyte. See Figure 6 for typical 85/85 Bias Diagram.

### Steam

SAN040144

Steam stressing performed at 121°C, 2 atm, accelerates moisture penetration through the plastic package material to the surface of the die. The objective of this test is to accelerate failures of the device as a result of moisture on the die surface. Corrosion, as typically seen in plastic encapsulated devices, is a very minor contributor to the Flash failure mechanisms. Due to the floating gate storage cell composition, Flash memories have a distinctive failure mode which requires special considerations and solutions.

The floating gate itself is a highly phosphorous doped structure on which electrons are stored, thus creating the non-volatile memory cell. Passivation defects or marginalities can allow moisture penetration to a single Flash cell causing oxide deterioration, thus showing up as a charge loss failure. This becomes the predominant failure mode for Flash product, opposed to corrosion which historically has been the dominant plastic mode of failure. Intel has developed a proprietary, multi-layer passivation which has successfully solved this problem.

## QUALITY/RELIABILITY STANDARDS

The table below contains Intel's current requirements for qualification for plastic Flash memories. The failure rate criteria has been established based on a survey of major customers world-wide. Intel consistently meets or exceeds these requirements.

HTDL 48-Hr	HTELT 168/500-Hr	140°C Bake 48/168/500-Hr	HVELT 48/168-Hr	Steam 96/168-Hr	85/85 500/1K
<.05%	< 200 FITs Combined Failure Rate			<2%/ <5%	<1% Cum.




Figure 6. 85°C 85% RH ELT Configuration Diagram



## N28F256

is are functionally identical to the D28F256 except that they are housed in a PLCC (N)

**Table 1. Reliability Data Summary**

	Burn-In	125°C Dynamic Lifetest				7.0V Dynamic Lifetest		
	48 Hours	168 Hrs	500 Hrs	1K Hours	2K Hrs	48 Hrs	168 Hrs	500 Hrs
1988	0/125	0/125	0/125	0/125	0/125	0/100	0/100	0/100
1989	—	—	—	—	—	—	—	—
Total	0/125	0/125	0/125	0/125	0/125	0/100	0/100	0/100

**Table 2. Additional Qualification Tests**

Year	140°C Data Retention Bake		
	48 Hours	168 Hours	500 Hours
1988	0/100	0/100	0/100
1989	—	—	—
Total	0/100	0/100	0/100 -

Year	Temperature Cycling			Thermal Shock		
	200 Cycles	500 Cycles	1K Cycles	50 Cycles	200 Cycles	500 Cycles
1988	0/50	0/50	0/50	0/50	0/50	0/50
1989	0/124	0/100	0/98	0/124	0/124	0/124
Total	0/174	0/150	0/148	0/174	0/174	0/174

Year	85°C/85% RH				Steam	
	168 Hrs	500 Hrs	1K Hrs	2K Hrs	168 Hrs	336 Hrs
1988	0/200	0/200	0/200	0/200	1/200	0/197
1989	0/497	0/497	0/497	0/371	0/497	0/493
Total	0/697	0/697	0/697	0/571	1/697	0/690
					A	

**NOTE:**

PLCC Monitor program is designed to monitor process/package environmental performance. Monitoring of electrical performance is accomplished via Cerdip 28F256 monitors.

SAN040146

N28F256 Failure Rate Prediction

125°C Actual Device Hours	Activation Energy (eV)	Equivalent Hours		# Fail	Failure Rate %/1K Hours (80% U.C.L.)	
		55°C	70°C		55°C	70°C
2.50E + 05 5.00E + 04	0.3 eV ELT 0.3 eV HVLT × VAF TOTAL 0.3 eV	1.62E + 06 1.78E + 07 1.94E + 07	1.02E + 06 1.12E + 07 1.22E + 07	0 0 0	0.00472	0.00750
2.50E + 05 5.00E + 04	0.6 eV ELT 0.6 eV HVLT TOTAL 0.6 eV	1.05E + 07 2.09E + 06 1.25E + 07	4.13E + 06 8.27E + 05 4.96E + 06	0 0 0	0.00729	0.01845
2.50E + 05 5.00E + 04	1.0 eV ELT 1.0 eV HVLT TOTAL 1.0 eV	1.26E + 08 2.52E + 07 1.51E + 08	2.68E + 07 5.36E + 06 3.22E + 07	0 0 0	0.00061	0.00284
Combined Failure Rate: FITs:					0.01261 126.1	0.02879 287.9

VAF = Voltage Acceleration Factor of 55

Failure Analysis:

A. Input leakage; no physical failure analysis performed.

## APPENDIX A

### FAILURE RATE CALCULATIONS FOR 60% UPPER CONFIDENCE LEVEL

- Step 1. Accumulate data from 48 hours of burn-in through lifetest of each lot. (Note: 48-hour burn-in results measure infant mortality and are not included in the failure rate calculation.)
- Step 2. Determine the failure rate mechanism for each failure and assign an activation energy ( $E_A$ ) corresponding to each failure mechanism. (See Table 1 below.)

**Table 1. Failure Mechanisms Activation  
Energies Relevant to ETOX™ Flash Memories**

Failure Mode	Activation Energy
Defective Big Charge Gain/Loss	0.6 eV
Oxide Breakdown	0.3 eV
Silicon Defects	0.3 eV
Contamination	1.0 eV–1.2 eV
Intrinsic Charge Loss	1.4 eV

- Step 3. Calculate the total number of device hours from 48 hours of burn-in through lifetest.

Example: 125°C Burn-In/Lifetest and a 2 lot sample

$$\frac{\text{# failures}}{\text{total # devices}}$$

	48 Hours	168 Hours	500 Hours	1K Hours	2K Hours
Lot #1	0/1000	1/1000	0/999	0/998	0/994
Lot #2	0/221	0/201	1/201	1/100	0/99
Totals	0/1221	1/1201	1/1200	1/1098	0/1093

Device Hours = (Number of Devices) (Number of Hours)

Total Device Hours = 1201 (168 hrs - 48 hrs) + 1200 (500 hrs - 168 hrs)

- 1098 (1000 hrs - 500 hrs) + 1093 (2000 hrs - 1000 hrs)

= 1201 (120 hrs) + 1200 (332) + 1098 (500 hrs)

+ 1093 (1000 hrs)

= 2.185 × 10<sup>6</sup> Device Hours

SAN040148

Step 4. Use  $E_A$  tables to find the equivalent device hours at a desired temperature for each activation energy (failure mechanism), or use the Arrhenius relation.

$$R = A \exp \left[ \frac{-E_A}{KT} \right]$$

$K = 8.617 \times 10^{-5} \text{ eV/}^\circ\text{K}$  (Boltzman's Constant)

$A =$  proportionality constant

$R =$  mean rate to failure

$E_A =$  activation energy

$T =$  Temperature in Kelvin

$$\frac{R_1}{R_2} = \frac{A_1 \exp \left[ \frac{-E_A}{KT_1} \right]}{A_2 \exp \left[ \frac{-E_A}{KT_2} \right]} = \exp \left[ \frac{E_A}{K} \left( \frac{1}{T_2} - \frac{1}{T_1} \right) \right]$$

Where  $A_1 = A_2 = A$  for the same failure mechanism (i.e., same  $E_A$ )

Where  $R_1$  and  $R_2$  are rates for a normal operating temperature and an elevated temperature respectively

$$R_1 = R_2 \times \exp \left[ \frac{E_A}{K} \left( \frac{1}{T_2} - \frac{1}{T_1} \right) \right]$$

However, since rate ( $R$ ) has the units  $\left( \frac{1}{\text{time}} \right)$ , we can think in terms of time to one failure or MTBF.

Thus,

$$R_1 = \frac{1}{t_1} \quad \text{where } t_1 = \text{MTBF at same temperature } T_1$$

and

$$R_2 = \frac{1}{t_2} \quad \text{where } t_2 = \text{MTBF at same temperature } T_2$$

Thus the Arrhenius Relation becomes:

$$\frac{1}{t_1} = \frac{1}{t_2} \times \exp \left[ \frac{E_A}{K} \left( \frac{1}{T_2} - \frac{1}{T_1} \right) \right]$$

or

$$t_1 = \exp \left[ \frac{E_A}{K} \left( \frac{1}{T_1} - \frac{1}{T_2} \right) \right] \times t_2$$

We then define the Acceleration Factor as:

$$A.F. = \frac{t_1}{t_2} = \exp \left[ \frac{E_A}{K} \left( \frac{1}{T_1} - \frac{1}{T_2} \right) \right]$$

For example: For  $E_A = 0.6 \text{ eV}$ ,  $T_2 = 398^\circ\text{K}$ ,  $T_1 = 328^\circ\text{K}$

$$t_1 = 41.7 t_2$$

Therefore, one hour at  $125^\circ\text{C}$  is the equivalent to 41.7 hours at  $55^\circ\text{C}$  for a failure mechanism of activation energy  $E_A = 0.6 \text{ eV}$ . Then 41.7 is the thermal acceleration factor for time.

**NOTE:**

The Arrhenius Plot is simply  $\ln$  (Acceleration Factor) vs.  $1/\text{Temperature}$  normalized for an MTBF ( $t_2$ ) of one hour at  $250^\circ\text{C}$  ( $T_2$ ). This plot can also be used to determine the acceleration factor between two temperatures (other than  $250^\circ\text{C}$ ).

For example: For a 0.3 eV failure at  $125^\circ\text{C}$ , the acceleration factor is 8.1 relative to a 0.3 eV failure at  $250^\circ\text{C}$ . For a 0.3 eV failure at  $25^\circ\text{C}$ , the acceleration factor is 152 relative to  $250^\circ\text{C}$ . Therefore, the acceleration factor between  $125^\circ\text{C}$  and  $25^\circ\text{C}$  is:

$$A.F. = \frac{t_1}{t_2} = \frac{152}{8.1} = 18.7$$

**Step 5.** Organize the burn-in/lifetest data by  $E_A$ , Total Device Hours at the burn-in/lifetest temperature  $T_2$ , Thermal Acceleration Factors for each failure mechanism ( $E_A$ ), Number of Failures for each failure mechanism, and the calculated equivalent device hours at the desired operating temperature  $T_1$ .

**NOTE:**

The rise in junction temperature due to the thermal resistivity of the package ( $\theta_{JA}$ ) must be added to the desired and actual burn-in/lifetest temperatures.

$$T_{\text{test}} = T_J - T_A = \theta_{JA} (IV \cong T_A) - T_A$$

$E_A$ (eV)	Total Device Hrs @ $T_2$	Acceleration Factors	# Fail	Equivalent Hours @ $T_1$
0.3	T.D.H.	X	$N_1$	X (T.D.H.)
0.6	T.D.H.	Y	$N_2$	Y (T.D.H.)
1.0	T.D.H.	Z	$N_3$	Z (T.D.H.)

The failure rates for individual failure mechanisms and the total combined failure rate can be predicted using the data table and the following formula:

$$\% \text{ fail/1K hrs.} = \frac{\chi^2(n, \alpha)}{2T} (10^5)$$

Where  $\chi^2(n, \alpha)$  is the value of the chi squared distribution for  $n$  degrees of freedom and confidence level of  $\alpha$ .  $T$  is the total equivalent device hours at  $T_1$ . The total combined rate is just the sum of the individual failure rates for each failure mechanism.

For a 60% UCL, the above formula converts to the following:

# Failures	% fail/1K hours 60% UCL
0	$0.915 \times 10^5/T$
1	$2.02 \times 10^5/T$
2	$3.105 \times 10^5/T$
3	$4.17 \times 10^5/T$
$3 < \# < 15$	$\frac{1.049 (\# \text{ failures for a particular } E_A) + 1.0305}{\text{Equivalent hours @ } T_1} \left[ 10^5 \right]$
$> 15$	$\frac{(0.2533 - \sqrt{(4 \times \# \text{ failed}) + 3})^2}{4T} \left[ 10^5 \right]$

# An In-System Reprogrammable 256K CMOS Flash Memory

SESSION X: NONVOLATILE MEMORIES

SAN040168

THAM 10.7: An In-System Reprogrammable 256K CMOS Flash Memory

Virgil Niles Kynett, Alan Baker, Mick Fendrich, George Hoekstra, Owen Jungroth, Jerry Kreifels, Steven Wells  
Intel Corporation  
Folsom, CA

ADVANCES in TUNNEL OXIDES have made it possible to develop a 256Kb double-poly, single-transistor, electrically erasable, programmable flash memory. The device is a high-density nonvolatile flash memory optimized for microprocessor-controlled reprogramming capability. Using advanced CMOS 1.5 $\mu$ m technology, a 192mil square, 32,768 x 8b device has been designed with a 6 $\mu$ m x 6 $\mu$ m cell. Figure 1. The memory has a 110ns access time with a 200ms electrical erase time, and a 100 $\mu$ s/byte program time. Figure 2. Using CMOS inputs, dissipation is 150mW in the active state and 0.50mW in the standby mode.

Based on EPROM technology, the cell used the same programming mechanism, but can be electrically erased, achieved by using a tunnel oxide under a single transistor floating poly gate cell. The flash cell requires a 12V power supply for erase and program. The erase mechanism utilizes Fowler-Nordheim tunneling to move electrons from the floating gate to the cell source junction. Programming is achieved in the standard EPROM manner of hot electron injection from the cell drain junction to the floating gate.

Reduced electric field across the tunnel oxide has improved reliability. The flash requirements are 12V for erase and program, as opposed to 18V needed for FLOTOX technology. No oxide breakdown has appeared in over more than 10,000 erase program cycles. The primary limitation to flash cell cycling is an increase in erase and program time caused by electron and hole trapping in the tunnel oxide.

Command port architecture has been used in the design to afford microprocessor control of program, erase, program verify, erase verify, and read modes without the need for additional or high-voltage multiplexed pins. On-chip address and data latches minimize system interface logic. A 12V program and erase voltage, required on the VPP supply pin for reprogramming, enables the command port. The command port is disabled by bringing Vpp to 5V, allowing standard EPROM read operation.

Functions are selected via the command port in a write cycle controlled by the WE and CE pins. Figure 4. Contents of the address register are updated on the falling edge of WE. The rising edge of WE latches the command register and the data register, decodes new internal modes, and initiates operations. Verify voltages derived from VPP are applied to the wordlines through the X-decoder during program verify and erase verify to guarantee program and erase margin.

Erase is achieved by a two-write sequence with the erase code written to the command register on the first write cycle, and the erase confirm code written on the second cycle. The confirm code initiates erase upon the rising edge of WE. The command decoder triggers a high-voltage switch connecting 12V to all array cells and grounding all wordlines. Fowler-Nordheim tunneling results in a simultaneous erase of all array cells. Writing

the erase verify code to the command register terminates erase, latches the address of the byte to verify, and sets up internal erase margin voltages. A microprocessor can then access the output from the addressed byte using standard read timings. Verify procedure is repeated for all addresses.

Programming is executed in a similar manner. The program command is entered in the command register on the first occurrence of WE low. A second WE cycle is then required to load the address and data latches. The second write initiates programming by applying high voltage to the gate and drain of the addressed byte. Writing the program verify command terminates programming and sets internal margin voltages to verify the newly programmed byte. Addressed byte can be accessed using standard microprocessor read timing.

A pair of circuits generate erase verify and program verify voltages on-chip. Figure 5. A high-voltage switch (transistors M1-M4) disconnects Vpp from the resistor when not in verify mode. Matched transistors M5 and M6 form a buffer driving the large internal capacitance with the voltage.




Figure 2a




Figure 2b

FIGURE 2 - TCE chip enable access time (a), TACC address access-time (b).




FIGURE 2 - 256Kb flash memory die.

SAN040169



a) CMOS Flash cell.  
(10,000 x magnification)



b) CMOS EPROM cell.  
(10,000 x magnification)

FIGURE 3 - CMOS flash memory cell vs. CMOS EPROM cell cross-section. Both are 10,000 x magnification.




FIGURE 4 - Command port schematic.




FIGURE 5 - Erase/program verify circuit.

Technology	Cell	Periphery	Device
1.5 $\mu m$ CMOS	Area = 8 $\mu m \times 8 \mu m$	1.5 $\mu m$ CMOS	Die Size 36743 $\mu m^2$
Double-Polysilicon	Gate 1 = Tunnel Oxide, $T_{ox} = 400 \text{ \AA}$		Organized 32768 x 8
1.5 $\mu m$ CMOS	$T_{erase} = 200ns$	$I_{gate\ pull\ up} = 1 \mu A$	Supply Voltage $V_{DD} = 5V$
	$T_{program} = 100ns$	$I_{gate} = 0.3 \mu A$	$V_{gate} = 12V$
	Read Current = 100 $\mu A$	$I_{gate} = 0.3 \mu A$	
			Active Power Dissipation 180mW
			Standby Power Dissipation 0.80mW
			Chip Erase Access Time 110ns
			Operation Asynchronous

TABLE 1 - Device parameters.

SAN040170



# Cost-Effective Field Reprogrammable Code – Flash Memory Technology

Kurt Robinson  
Intel Corp.  
Folsom, CA

## ABSTRACT

"Flash" nonvolatile memory technology, unleashes new power for automotive electronics. It provides field reprogrammability at a fraction of the cost of conventional EPROM due to its similarity to the cost-effective EPROM. It is now feasible for control programs to be modified over time as dictated by vehicle wear. The designer can implement systems which are modified via external interface or even create "intelligent" self-reprogrammed machines.

## INTELLIGENT SYSTEMS COME OF AGE

Advances in semiconductor technology have rapidly propelled automotive electronics through distinct stages of development. The technologies and capabilities they afford are closely linked. The first stage was characterized by discrete transistors, diodes, and simple analog circuits. It produced alternator rectifiers and electronic ignition under the hood as well as solid-state radio, cruise control, and digital clocks for the driver's convenience. The second phase, initiated by 4- and 8-bit microprocessors in the late 70's, brought more sophisticated ignition and emission control, anti-lock braking, and, more recently, active suspension.

The next era of automotive electronics promises significant enhancements to both vehicle performance and driver amenities. Advanced powertrain, suspension, and braking control in fully integrated systems can optimize engine performance and vehicle control with unprecedented smoothness and safety. What is the makeup of such systems? "Smart" power and sensing devices, 16- and 32-bit microprocessors, and large amounts of electrically reprogrammable memory are the building blocks of this expanded automotive intelligence (Figure 1).

## AUTOMOTIVE ELECTRONICS STAGES




Figure 1. Technology and Stages  
of Automotive Electronics Development

Earlier automotive microprocessors often employed mask-programmed ROMs (MROMs) in 8 K-byte and lower densities. Now the EPROM technology in 32 K-byte density has become commonplace. Why? Higher density is an obvious requirement of more sophisticated control functionality, driven by processors with expanded word-widths, instruction sets, and I/O capabilities. The use of EPROM results from: 1) the increased probability of a need for code modifications as a function of higher density memory itself, and 2) the flexibility advantage over MROM. Since mask-programmed ROMs are coded by the semiconductor manufacturer, the automotive user must forecast the desired mix of MROM codes well in advance of shipping a finished vehicle, then depend on the MROM vendor to deliver on each MROM type. In contrast, the user codes EPROMs. The electronics assembler carries one type of inventory for all needs and has the flexibility of customizing each electronic control module for its designated vehicle.

© 1988 Reprinted with permission, from the SAE  
presentations Detroit, MI, February 29-March 4, 1988

The user can precisely match the output of EPROM codes to assembled vehicles. Auto makers now exploit this capability to differentiate engine control options among product line offerings.

If the EPROM's factory programming capability is so desirable, what could the automotive industry do with field-reprogrammable devices? A simple answer to that question is another question: If an engine performance changes as it wears, should its control program change with it? The answer is yes. In fact, it is likely that environmental regulations will require alterable code, demanding electrically erasable memories. In this case, the ignition and emission control programs would be modified over the life of the vehicle (Figure 2).

ELECTRONIC DESIGN		
COMPONENT PURCHASING	FACTORY ASSEMBLY	POST-SALES SERVICE
<b>MASKED ROM PROGRAMMING</b>	<b>UV EPROM PROGRAMMING</b>	<b>E<sup>2</sup>PROM REPROGRAMMING</b>
• CODE DETERMINED PRIOR TO PURCHASE	• PROGRAMMED ONCE IN THE FACTORY	• CAN BE REPROGRAMMED AT ANY TIME
• LOWEST COMPONENT COST, HIGHEST REVISION COST	• MODERATE COMPONENT COST, HIGH FIELD REVISION COST	• HIGHEST COMPONENT COST, LOWEST REVISION COST

Figure 2. Memory Technology Flexibility Versus Automotive Application Need

Next-generation control modules will not only need field-reprogrammable memories, but very dense memories as well. The new automotive memory targets are 64 K-byte and 128 K-byte (1 megabit) densities. While 128 K-byte EPROMs have shipped in volume for over a year, they are not electrically erasable. E<sup>2</sup>PROMs have just now reached the 32 K-byte density, falling short of the emerging need.

There has been a gap in nonvolatile memory technology. EPROMs have met the need for high density, but ultraviolet light erasure complicates reprogramming. Conventional E<sup>2</sup>PROM has electrical erasure yet lacks density. The automotive industry's ever-increasing electronic complexity makes new demands on memory technology. Post-sales code modification is becoming a requirement. Electronic modules need EPROM density and electrical erasure together. Fortunately, the key to the memory capability demanded by cars of the future has just arrived: *Flash memory technology*.

## FLASH TECHNOLOGY: THE KEY TO LARGE, REPROGRAMMABLE MEMORIES

Flash is the newest nonvolatile memory technology. Closely resembling its sibling, the EPROM, Flash provides electrical erasure and high device density. In fact, the approach taken by Intel Corporation results in a Flash memory cell identical in size to the EPROM. In contrast, conventional E<sup>2</sup>PROM cells are typically two to three times larger than Intel's Flash or EPROM cells produced with the same photolithography (Figure 3). The implication is that Flash memory adds the critical functionality of E<sup>2</sup>PROM with storage capacity and reliability equivalent to EPROM.




Figure 3. NonVolatile Technologies Versus Photolithography

## HOW FLASH WORKS

Intel Corporation has recently developed a Flash memory cell based on its CMOS II-E EPROM technology. Using standard self-aligned EPROM floating and control gates, the fundamental difference is a thinner first gate oxide (Figure 4). This thin oxide beneath the floating gate enables electrical erasure.




Figure 4. Comparison of EPROM and Flash Memory Cells

\* CMOS is a patented process of Intel Corporation.

SAN040172

Hot electron injection causes programming when the drain and control gate are connected to high voltage, the identical mechanism to EPROM. Electrons deposited on the floating gate raise the cell threshold, resulting in the programmed state. While EPROMs rely on ultraviolet light to remove electrons, Flash memories erase through the Fowler-Nordheim tunneling mechanism used in byte-alterable E<sup>2</sup>PROMs.

The electric field driving Flash tunneling is created by a high source voltage, grounded control gate, and disconnected drain. All cells erase simultaneously through their common source. Flash differs from E<sup>2</sup>PROM in cell size and erase functionality. Larger E<sup>2</sup>PROM cell sizes arise from extra components required for individual byte erasability. Examples are the third gate of triple-poly or the second transistors of FLOTOX and MNOS E<sup>2</sup>PROM technologies. Larger cell size, hence lower device density, is the price of byte-alterable functionality.

#### APPLICATIONS MATCHING MEMORY FORM AND FUNCTION

Automotive applications utilize various memory technologies. Static RAM handles the need for a data manipulation "scratchpad." The density requirement is often small enough to be integrated onto the CPU chip. Most of the external memory, on the other hand, provides nonvolatile code storage. The growth in code density in the automotive world drives large, off-chip memory needs. Also, increasing controller complexity translates to larger CPU die size and even more memory usage; functionality offsets integration gained from advances in semiconductor photolithography. Thus, the nonvolatile memory remains off-chip. The designer, in turn, can choose the code memory type which best suits the application needs.




Figure 6. The Nonvolatile Memory Hierarchy

"You get what you pay for" is as true in nonvolatile memories as anything else. We have already discussed ROM, EPROM, Flash, and E<sup>2</sup>PROM in the contexts of cell size and flexibility. Figure 5 illustrates this cost and function hierarchy.

ROM provides lowest cost in very stable applications that do not require code modification. Next EPROM, then Flash, increase functionality at equivalent densities. Finally, E<sup>2</sup>PROM provides highest functionality, but carries a substantial cost and density penalty. These technologies fit uniquely into application need categories.

Advanced electronics already reside in three primary application categories: 1) powertrain, 2) chassis, and 3) information & body computer. Engine management and electronic transmission systems are in production. So are anti-skid braking, shock damping, and four-wheel steering. The cockpit can have climate and cruise control, infrared door locking, air bags, and service diagnostic computers.

The 1990's will bring powertrains with continuously variable transmission, traction control, then fully-active suspension, and sophisticated information systems such as navigation, collision avoidance, and "heads-up displays."

Again, functional complexity drives the processor and memory requirements. Figure 6 gives examples of these relationships. ROM usage corresponds to stable, low-density code, typically integrated with the controller. Flash, however, is redrawing the other nonvolatile memory lines.

COMPUTER CONFIGURATION		
APPLICATION CATEGORY	PROCESSOR NEEDS	MEMORY NEEDS
POWER-TRAIN	8- TO 32-BIT CPU	8- TO 64-K-BYTES EPROM UP TO 2-K-BYTES E <sup>2</sup> PROM
CHASSIS	8- TO 32-BIT CPU	8- TO 16-K-BYTES EPROM UP TO 2-K-BYTES E <sup>2</sup> PROM (FOR ACTIVE SUSPENSION ONLY)
INFO/DISPLAY	4- OR 8-BIT CPU (MONOLITHIC)	1-K-BYTES ON-CHIP ROM UP TO 256-BYTES ON-CHIP E <sup>2</sup> PROM
BODY/COCKPIT	4- OR 8-BIT CPU (MONOLITHIC)	1- TO 4-K-BYTES ON-CHIP ROM

Figure 6. Application, CPU, and Memory Relationships

SAN040173

Since Flash technology is new, it forces a new perspective. It will reside where EPROM or E<sup>2</sup>PROM are used today. Where EPROM provides flexibility in the factory, Flash extends it beyond the assembly line. Where E<sup>2</sup>PROM allows modification of code and large data bases, Flash yields a denser, cheaper solution.

Flash is a viable alternative for many of the automotive EPROMs in use today. Code modification is a powerful capability for post-sales service. Flash also impacts E<sup>2</sup>PROM. The number of parameters requiring individual byte manipulation in "real time," while the vehicle is in operation, is often quite small. Accordingly, byte-alterable E<sup>2</sup>PROM has been employed in some cases where that functionality is not really needed. Flash allows more cost-effective employment of E<sup>2</sup>PROM, concentrating it where it is needed. Figure 7 maps these new nonvolatile memory boundaries onto the emerging applications.

#### FLASH IN A POWERTRAIN EXAMPLE ...




Figure 7. The New Flash Partition Emerging in NonVolatile Memory Applications

#### DESIGNING IN A FLASH

From a technology qualification standpoint, Flash reliability will be assessed via proven EPROM test methods during the next few years. Initial evaluations bear out the EPROM reliability analogy: Flash failure rates, like EPROM, are significantly lower than E<sup>2</sup>PROM. The new functionality "standpoint," however, is different. Flash implementation involves changes in both manufacturing and services. New equipment and methods all demand particular attention.

Today's electronic modules are quite capable of reprogramming themselves, given that they incorporate Flash. While this may be an ultimate goal, the acceptance of such a development may take time. Initial Flash applications, like the testing, will also borrow EPROM concepts. Thus, new technology adoption is a gradual extension of proven methods.

The first automotive microcomputers employing Flash will likely receive new code during maintenance service. Performance or emission measurements might be taken, then custom-tailored code revisions developed by a host computer. This host would have the same capabilities as standard EPROM programming equipment. Simply plugging this machine into the microcomputer permits Flash reprogramming. Removing the programming voltage source gives absolute insurance against code disruption. All system modification is done in a controlled, factory-authorized environment.

Present manufacturing techniques lay the foundation for Flash. Compact, surface-mount packaging is accelerating a trend toward programming EPROMs "on-board." On-board programming allows full module assembly with non-coded memories. A single, reduced board run-rate services the entire factory output since coding can be done "just in time," i.e. at the end of the assembly line. Flash-based systems can immediately use this same capability for field service (Figure 8). Rapid factory reprogramming also enhances testing and quality.

#### FLEXIBILITY FOR CODE CHANGES IN THE FACTORY AND IN THE FIELD




Figure 8. Flash Memory Updates Made Easy With On-Board-Programming Techniques

#### "FLASH FORWARD"

Future implementations of Flash will further exploit the technology's capabilities. Simple chip circuits can handle the need for special reprogramming voltages, all from a fixed programming power supply. The local microprocessor, rather than an external EPROM programmer, can administer the Flash reprogramming. This opens two new avenues: 1) the ability to update code from a serial communication link, and 2) the ability for the vehicle to routinely update itself.

Flash technology resembles EPROM closely, giving users confidence that it can meet the automotive industry's high standards of quality and reliability. It will prove itself in field service applications. The serial communication capability enhances serviceability without compromising reliability. Each development phase becomes a stepping stone for the next; self-reprogramming systems are not a far stretch from serial communication (the programming supply and supervisory intelligence are local in both, and self-reprogramming could be triggered by the odometer to occur the next time the vehicle is turned off!). In any case, a conservative 100-cycle reprogramming specification is a big first step: a control system could be fine-tuned every 2,500 miles for a 250,000-mile engine and powertrain lifetime.

Extended capability should open even more possibilities. Intel's Flash memories have demonstrated reliable operation to well over ten thousand cycles. The best part about Flash is that it is not just theory. It is here now. For meeting the needs of alterable electronics, we are now limited only by our development capabilities, not those of programmable memory.

#### REFERENCES

1. Rivard, Jerome G., "Automotive Electronics in the Year 2000," Transportation Electronics (article #86102) from SAE Convergence '86, SAE, Warrendale, Pa., October, 1986.
2. Automotive Electronics, Volume IV, BIS MacIntosh, Ltd., Luton, U.K., 1987.

SAN040175

# A 90ns 100K Erase/ Program Cycle Megabit Flash Memory

by Virgil Niles Kynett, Jim Anderson, Greg Atwood, Pat Dix, Mick Fandrich, Owen Jungroth, Susan Kao, Jerry A. Kreifels, Stefan Lai, Ho-Chun Liou, Benedict Liu, Richard Lodenquai, Weh-Juei Lu, Roy Pavloff, Daniel Tang, J.C. Tzeng, George Tsau, Branislav Vajdic, Gautam Verma, Simon Wang, Steven Wells, Mark Winston, and Lisa Yang

## ABSTRACT


Using advanced 1.0 $\mu$ m CMOS technology, a 245 mil square 131072  $\times$  8 device has been fabricated with a 3.8 $\mu$ m  $\times$  4.0 $\mu$ m cell. The memory exhibits a 90ns read access time with a 900ms electrical array erase and 10 $\mu$ s/byte program time. The device has been optimized for in-system microprocessor-controlled reprogramming with endurance performance greater than 100,000 erase/program cycles. Column redundancy is implemented with the utilization of flash memory cells to store repaired addresses.

ADVANCES in photolithography have made it possible to develop an electrically erasable reprogrammable 90ns 1Mb flash memory which is capable of greater than 100,000 erase/program cycles. This 1Mb memory implements a command port and an internal reference voltage generator, allowing microprocessor-controlled reprogramming [1].

The 90ns access time results from a high memory cell current (95 $\mu$ A), low resistance poly-silicide wordlines, advanced scaled

periphery transistors, and a diode optimized data-out buffer. Using CMOS inputs, power dissipation is 40mW in the active state and 20 $\mu$ W in the standby mode. The memory electrically erases in 900ms and programs at the rate of 10 $\mu$ s/byte. The device contains thirty-two columns of redundant elements and utilizes flash memory cells to store the address of repaired columns. The use of the flash memory cell reduces the required silicon area significantly over the commonly found large metal-shielded EPROM cells [2].

The 1Mb flash memory was fabricated on a 1.0 $\mu$ m double poly n-well CMOS process. Silicide was utilized on the wordlines to help achieve the 90ns access time performance. The CMOS periphery circuits were constructed with 0.9 $\mu$ m  $L_{\text{eff}}$ , 250 Å gate oxide LDD transistors. The density of this 1 $\mu$ m flash technology is demonstrated on the 1.0 $\mu$ m and 1.5 $\mu$ m memory cell comparison shown in Figure 1. The 1.0 $\mu$ m memory cell has a 15.2 $\mu$ m<sup>2</sup> area, which is over twice as small as the 1.5 $\mu$ m memory cell. A microphotograph of the 245 mil, 128K  $\times$  8 flash memory is shown in Figure 2. The process/device characteristics are summarized in Table 1.



a) 1.5μ Lithography  
(5,000 x magnification)



b) 1.0μ Lithography  
(5,000 x magnification)

Figure 1. Array SEM microphotograph: (a) 1.5μm memory cell ( $6\mu \times 6\mu$ ) (b) 1.0μm memory cell ( $3.8\mu \times 4\mu$ )

One of the most significant aspects of this device is its 100,000-cycle capability. A typical cell erase/program  $V_t$  margin is shown as a function of reprogramming cycles in Figure 3. After 100,000 cycles there still exists a 2.5V program/read margin to insure reliable data retention. Accelerated retention bake experiments done

at 250°C for 168 hours indicate that after 10,000 cycles the memory will exhibit only 0.7V program  $V_t$  shift. Program and erase time degrade slightly due to normal charge trap-up in the tunnel oxide (Figure 4). In addition, endurance reliability has been excellent with no tunnel oxide breakdown.

Table 1. Device Parameters

Technology	Cell	Periphery	Device
1.0-μm Lithography	Area = $3.8\mu\text{m} \times 4\mu\text{m}$	$T_{ox} = 250 \text{ \AA}$	Die Size: 60116 mils <sup>2</sup>
1-Poly, 1-Silicide	Gate Oxide > 100 Å	Left N-P = $0.9\mu\text{m}$	Organized: 128K × 8
N-Well CMOS	Read Current = 95μA	$X_{jn} = 0.3\mu\text{m}$	Access Time: 90ns
Epi on P-	$T_{erase} = 900\text{ms}$	$X_{jp} = 0.6\mu\text{m}$	Active Power: 8mW
	$T_{prog} = 10\mu\text{s/byte}$		Standby Power: 4μA
			Package: 32-pin Cerdip

SAN040177




Figure 2. 1Mb die photograph

However, to build a manufacturable 1Mb flash memory, it is essential to be able to control the memory array erase  $V_t$ . The key is the proper selection of the erase  $V_t$  maximum and maintenance of a tight  $V_t$  distribution. The maximum erased  $V_t$  is set to 3.2V via the erase algorithm and the internal erase verify circuits [3]. Good oxide quality gives an erased  $V_t$  distribution width that does not change appreciably with cycling (Figure 5). The tight erase  $V_t$  distribution gives an order of magnitude of erase time margin to the fastest erasing cell (Figure 6).




Figure 3. Array  $V_t$  vs. cycles




Figure 4. Erase/program time vs. cycling




Figure 5. Erase  $V_t$  distribution vs. cycling




Figure 6. Array erase  $V_t$  profile vs. erase time



Array erase is executed by switching high voltage onto the source junction of all cells and grounding all select lines. The array source switch, shown in Figure 7, switches high voltage onto the source junctions. Transistor M16 is a very large device which pulls the source to ground during read and program modes. During erase mode, the high voltage latch formed by M5-M8 enables transistor M15, which then pulls the array source up to 12V. To obtain fast array erase times, this device must be made large enough to supply the grounded gate breakdown current which occurs on the sources of the memory array. The upper boundary on M15 current sourcing capability is set by the maximum allowable substrate current. If VPP is raised to 12V before VCC is above approximately 1.8V, the low VCC detect circuit formed by M1-M4 drives the node LOWVCC to 9V. Transistors M9-M11 then force the erase circuit into a non-erase state with M15 off and M16 on. When VCC rises above 1.8V, the chip will be reset into a read state.

Redundancy circuits consist of two flash memory cells combined with a cross-coupled bias and sense circuit ensuring low power consumption (Figure 8). When either M7 or M8 is programmed, the latch no longer draws power. By setting the levels of CLAMP and BIAS to  $V_t$  and  $2V_t$  respectively, the B and BB levels are held to approximately one  $V_t$ . The signals F and FB along with the address signal drive the inputs to the XNOR circuits. The MATCH signals for all column addresses are combined to create the full match signal which enables a redundant column.

In summary, a 90ns 1Mb flash memory has been developed through the ability to scale the flash memory cell onto a standard CMOS 1.0um technology. This memory has been optimized for in-system microprocessor-controlled reprogramming for more than 100,000 erase, program cycles.

## REFERENCES

1. V. Kyvett et al.: An In-System Reprogrammable 256K CMOS Flash Memory, in ISSCC Dig Tech Papers, Feb. 1988, pp. 132-133, 345.
2. G. Canepa et al.: A 90ns 4Mb CMOS EPROM, in ISSCC Dig Tech Papers, Feb. 1988, pp. 120-121, 323.
3. V. Kyvett et al.: An In-System Reprogrammable 32K x 8 CMOS Flash Memory, IEEE J. Solid-State Circuits, vol. 23, pp. 1157-1163, Oct. 1988.




Figure 7. Array source switch




Figure 8. Redundancy circuits

SAN040179

T E C H N O L O G I C A L

intel®

## HORIZONS

Endurance Brightens  
the Future of FlashFlash memory as a viable  
mass-storage alternative

SAN040180



Kurt Robinson, Product-Line Architect  
Intel Corp., Flash Memory Operation  
Folsom, California

Imagine the ideal memory. It would be infinitely and randomly rewritable at static-RAM speeds and with dynamic-RAM capacity. All memory technologies, in reality, demand concessions from their users, and both ROM and RAM solutions incur higher system costs to circumvent their respective drawbacks. Various types of E<sup>2</sup>PROM and "shadow" NVRAM offer features closest to ideal, but at a lower density and higher cost than RAM.

The distinguishing characteristic of "RAM" is random write capability at read speeds like "symmetrical" read/write. The chief drawback of both dynamic and static-RAM technologies is volatility. Typically, DRAM is backed by magnetic disk, while low-power CMOS SRAM is supported by auxiliary battery power.

In contrast, ROMs are inherently nonvolatile. They excel at storing code, as long as one does not need to change it. EPROMs offer more flexibility by allowing electrical reprogramming—after a long exposure to ultraviolet light performed outside of the computer system. EPROMs are generally treated as user programmable, but not reprogrammable. Frequently updated code creates logistical problems for EPROM users due to the cumbersome UV erase procedure.

Intel's ETOX™ flash technology could well strike the optimum balance between ROM and RAM. From a semiconductor processing standpoint, ETOX technology evolved from EPROM just as its acronym implies: "EPROM-Tunnel Oxide." It has the smallest read/write memory cell for any given photolithography and true nonvolatility, trading off fast rewrite for slower write and block-clear functionality. Based on observations of other electrically erasable (E<sup>2</sup>) technologies, ETOX has a theoretical limitation in the total number and success rate for successive erase/write operations, or write cycle endurance. In actual practice, most applications exhibit

virtually infinite endurance: no "hard" memory-cell failures due to catastrophic oxide breakdown have been seen on thousands of devices tested. Neither has the E<sup>2</sup> "window closing" wear-out effect been found significant after tens of thousands endurance of cycles.

Looking more closely at typical applications, even the most frequent code updates only number in the realm of tens per year. Also, code is updated "en masse", all at once. For these reasons, the functional tradeoffs (e.g. the lack of single-byte alterability) made by flash technology are not issues for code storage.

Data storage, on the other hand, automatically evokes the image of DRAM and disk. This results from the desire for very high capacity for archival data storage. Secondly, data is generally rewritten more frequently than code. Nonvolatile memories, namely E<sup>2</sup>PROMs, have struggled for years to improve write endurance. Ironically, the stated endurance ratings are not the primary issue. Closer inspection reveals that most systems typically need far fewer write cycles over their lifetimes than the number currently offered by chip makers.

The success rate for E<sup>2</sup>PROM cycling is the bigger issue. Failure rate specifications of up to 5% for 10,000 write cycles is common. Another limiter for widespread E<sup>2</sup>PROM or NVRAM adoption is low

capacity arising from complex transistor structures and fabrication processes.

ETOX flash technology provides essential E<sup>2</sup>PROM capability with unprecedented density, quality, and reliability. Its simple, stacked-gate, one-transistor cell affords two to four times the capacity, or cost savings per bit, of comparable E<sup>2</sup>PROM technologies. Ninety-five-percent process compatibility with EPROM allows ETOX to tap a proven manufacturing base (Figure 1). Equally important is the ETOX breakthrough in high-quality cycling endurance: 10,000-cycle failure rates are specified at less than 0.1%, and endurance of well over 50,000 cycles is typical—without failures. Data retention and lifetime reliability statistics are equivalent to those of EPROM. Typical endurance far exceeds the E<sup>2</sup>PROM-standard 10,000-cycle minimum.

ETOX versus E<sup>2</sup>PROM

The E<sup>2</sup>PROM, like the EPROM, was invented by Intel in the 1970's. The principle of Fowler-Nordheim electron tunneling drives electrical erase, eliminating the UV-erase requirement of EPROM. ETOX flash memories are erased in the same way, but they use the EPROM's channel hot electron-injection (CHE) programming method.

E<sup>2</sup>PROMs employ tunneling for both the write (program) and erase operations.

EPROM is programmed and erased by depositing and removing electrons from a "floating" gate. Floating-gate cells differ from normal transistors only in having an extra, unconnected gate sandwiched between the normal (control) gate and the channel region between the source and drain. The cell is turned on by the capacitive coupling between the gates, whereby the "floating" gate provides a gate voltage similar to that of a standard single-gate transistor. This is the case for an "erased" or "ones state" EPROM cell.

Programming the cell to the "zero" or "off" state deposits electrons on the floating gate, resulting in a net negative charge.

Order Number 295033-001




Figure 1: Intel's ETOX™ (EPROM-tunnel oxide) flash technology is 95% compatible with EPROM process technology. ETOX cells are programmed like EPROM, using channel hot-electron injection, and erased in bulk-erase fashion via the Fowler-Nordheim electron-tunneling mechanism used for E<sup>2</sup>PROM.

# TECHNOLOGICAL HORNS




Figure 2: Tunneling erasure, used by both E<sup>2</sup>PROM and flash memory, is an active process, with the potential for producing negative erase thresholds. E<sup>2</sup>PROM's higher erasure voltage produces a wide scattering of cell thresholds.

The control gate must be taken to a much higher voltage in order to get a net floating-gate potential sufficient to turn the cell on. A typical off-state threshold voltage is 9 V or higher, versus the original on-state threshold of around 2 V. Within the standard logic voltage range, 0 to 5 V, an off-state cell cannot be turned on. The effect is identical to that of writing to a ROM, where a process masking step disables transistors for "zeros" coding.

The programmed EPROM cell is highly stable because a quantum-mechanical energy barrier holds the floating-gate charge. Only a high energy input can dislodge the excess electrons. This property provides nonvolatility—in contrast to the volatility inherent in DRAM because it has electrical connections through which its charge-storage capacitors leak. Both flash and byte-alterable E<sup>2</sup>PROMs are the same in this respect.

EPROMs employ ultraviolet light to supply sufficient energy to dissipate floating-gate electrons for erasure. This is a "passive", self-limiting process. UV erasure leaves the "intrinsic" amount of charge the floating gate had upon its creation. Thus, UV-erased cells have the same threshold voltage they had after initial wafer processing.

Tunnel erasure, used by both E<sup>2</sup>PROM and flash memory, is an active process, with erasure performed electrically through external control. The inverse of programming, erasure actively pulls electrons off the floating gates. When more electrons are removed than were added, leaving floating gate with less than the intrinsic number, cell thresholds go below their intrinsic level. If erasure is not carefully controlled, the highly efficient tunneling process can cause some cells to be erased very quickly, leaving some cells are depleted before others are sufficiently erased. (Figure 2 plots floating-gate-transistor characteristics as a function of stored charge.) E<sup>2</sup>PROM's fast, higher-voltage erase procedure produces a wide scattering of cell thresholds. A threshold below 0 V creates an "all-

ways on" cell, or a depletion-mode transistor. Most of the E<sup>2</sup>PROM cell population ends up with negative thresholds after being erased, which in turn requires that extra transistors or control gates be employed to turn these cells off.

In contrast, ETOX flash combines lower-voltage operation with an advanced tunnel oxide process to implement controlled erasure. All cells tunnel-erase uniformly to produce a very tight cell threshold distribution very close to the LV-erase intrinsic threshold. ETOX technology produces the closest possible analogy to the LV-stimulated operation and compact cell size of EPROM. E<sup>2</sup>PROM's need for select devices adds to cell size, and hence cost. Figure 3 shows the program/erase mechanisms and compares the relative memory-cell sizes for ETOX flash and triple-poly E<sup>2</sup>PROM technologies.

## The single-transistor barrier

E<sup>2</sup>PROM vendors have long sought to eliminate




Figure 4: The ETOX cell's simple structure makes it smaller than other flash-type cells. This comparison is for a common 1.1 um lithography.

the extra control gate or transistor for the obvious cost advantage this would bring. Ironically, the byte-alterability feature E<sup>2</sup>PROMs offer is made possible by the key barrier: single-byte erasure is facilitated by the desecr capability required for detaching erased cells from columns. Byte alterability also creates a performance constraint. If the contents of memory is changed one location at a time, the change must happen quickly for the chip-write time to be reasonable. E<sup>2</sup>PROM makers commonly specify byte-rewrite times between 1 ms and 10 ms. The internal voltages used for these faster program/erase times are in the 20-V range charge-pumped internally from the 5-V supply.

Since flash memories erase in bulk-array fashion, the per-bit time constraint is relaxed to thousands of milliseconds (i.e., seconds). E<sup>2</sup>PROMs also have block-clear modes, but that does not remove the single-byte performance constraint. Consequently, flash memories use a far lower internal erase voltage. This is a primary factor in erase control without control gates. Lower voltage also yields better reliability and cycling endurance. The 12-V supplies used with today's flash memories drastically reduce the electric field across the thin tunnel oxides inside each transistor, with the difference on the order of 2 MV/cm. This eliminates the catastrophic oxide-breakdown failures commonly observed in cycling of E<sup>2</sup>PROMs.

The ETOX cell's physical construction is another key reliability contributor. ETOX's EPROM-like structure allows defect-free oxide growth on undoped silicon. The cleaner oxide lacks the impurities linked to dopants. Furthermore, ETOX uses a small active tunnel oxide area, which results in fewer "active" defects and charge-trapping signals, and thus a reduced chance of failure. Since triple-poly E<sup>2</sup>PROM uses two oxide regions for tunneling, it has larger active area, as shown in Figure 3.

## Other roads to flash

There are three keys to ETOX cell operation: 1) a very high-quality oxide; 2) unique drain and source structures, optimized for program and erase respectively; and 3) the use of complementary, adaptive program and erase algorithms. This combination supports well-controlled erasure and reprogramming of the simple stacked-gate ETOX cell.

The use of a truncated floating gate, or stepped-gate cell, also provides a flash E<sup>2</sup>PROM capability. The truncated floating gate's voltage must be accompanied by a select-gate voltage for turning on the cell. The programming operation and read function are identical to those used in EPROM and ETOX flash cells.

The stepped-gate structure's primary drawback is an electrical-stress-induced charge loss during programming known as "program disturb", whereby floating-gate charge is lost through the drain region of the cell. This and various other stresses are present with all floating-gate technologies and must be designed and processed out. Very tight stepped-gate process control can provide a sufficient "operating window", but in any case, electrical stresses are significant factors in cycle-related programming failures. Furthermore, the problem is exacerbated by slower programming, caused by a longer cell channel.

ETOX flash cells use separate program and erase junctions to ensure against these stresses. These separate operating regions are optimized for reprogramming speed.

Two other "flash" approaches have been developed. These are effectively hybrid technologies and have many of the same cost and reliability issues of




Figure 3: The ETOX cell uses complex, and therefore smaller, than the triple-poly E<sup>2</sup>PROM cell shown here for 1.1 um lithography. The circle areas are the active tunnel regions. ETOX's smaller tunnel area reduces the chance of failure.




Figure 5: The failure rate of ETOX through 10,000 cycles is specified as less than 0.1% by statistical round-up from zero observed failures.

their byte-alterable EPROM counterparts. Figure 4 shows what the relative cell sizes of all the "flash" technologies would be for a common 1.5- $\mu$ m photolithography.

### Endurance rooted in technology

Other functional differences aside, extended write cycling is important for both byte-alterable and flash E<sup>2</sup> memories. Various technologies all respond differently to this need. Conventional lifetest and data-retention reliability testing indicates dependability after successful reprogramming. This compares favorably among them all. The E<sup>2</sup>-specific need for cycling is where they differ.

Triple-poly EPROMs have been observed to cycle well over the 10,000-cycle minimum before a substantial number of devices fail, with the failure rate remaining flat until catastrophic failure. When they do fail, triple-poly EPROMs tend to fail from charge "trap-up". Like triple-poly, ETOX flash is theoretically trap-up limited but this has not caused failures in 256-kbit devices taken out to 100,000 cycles (no data is available yet beyond that due to the newness of the technology). Most importantly, the failure rate of ETOX through the normal life of 10,000 cycles, specified as less than 0.1% by statistical round-up from zero observed failures, is substantially lower than that of byte-alterable EPROMs (Figure 5). The triple-poly EPROM cell has a much larger tunneling area exposed to high voltage compared to ETOX flash. Oxide breakdown is virtually nonexistent in ETOX flash compared with triple-poly E<sup>2</sup>.

The lower voltages and relatively defect-free oxides used by ETOX memories prevent cycle-related damage. Trap-up causes a slowdown of the ETOX memory's program and erase operations as a function of cycling, but not hard failure.

Temperature and programming voltage ( $V_{pp}$ ) also affect reprogramming rates. A 1-V change in  $V_{pp}$  makes almost an order-of-magnitude difference in program erase performance. Elevated temperature slows down programming (due to reduced carrier mobility) and speeds erasure. These effects are shown in Figure 6.

The programming-voltage effect explains Intel's different 256K product offerings. The 28F256 is available with either 12.0-V ( $\pm 5\%$ ) programming or an EPROM-compatible 12.75-V ( $\pm 0.25$  V) programming voltage. The latter's worst-case  $V_{pp}$  is 1 V higher than the former's nominal  $V_{pp}$  to ensure successful reprogramming beyond the 10,000-cycle minimum. The 12.0-V version provides a minimum of 100 cycles to service designs with existing 12.0-V supplies. There is no difference in cycle-related failures, just in write performance. However, 12.0-V versions cycled over several thousand times may see a slowdown to where the reprogramming algorithm stops before erasure or programming is complete, but these are not hard failures.




Figure 7: ETOX memory has the smallest read/write cell of any memory, including DRAM.

### The volatile or nonvolatile choice

Many designers achieve system-level non-volatility using volatile-memory chips. Battery-backed SRAMs can provide a cost-effective solution in low-reliability environments. On the other hand, this is often unacceptable in reliability-critical environments. A battery is guaranteed to fail, and there are few reliable estimates as to when.

High-capacity systems often employ DRAM and magnetic or magneto-optical disks. Bulky, stationary equipment can employ disks without problems. Rugged, portable equipment cannot live with mechanical media like disks, at least not where a high degree of reliability is required. Electrically erasable memories, either flash or byte alterable, provide the ability to update their contents, along with

ruggedness.

Designers have the hardest time choosing between alternatives where the reliability and density boundaries are less clear. For example, battery-backed SRAM is less expensive than flash due to greater volumes and cost learning. When ETOX flash hits mature volumes, it could easily be cheaper on a per-bit basis. In fact, ETOX memory has the smallest read/write cell of any memory, including DRAM (Figure 7). System-level costs for flash solutions are often cheaper than for disk-and-DRAM implementations — even though flash is more expensive on a per-bit basis — because the latter incur a fixed cost for the disk, independent of capacity. Since flash memory is added in single-component increments, it is cheaper overall than disk/DRAM up through a few megabytes of capacity (Figure 8). Furthermore, the cost crossover point between disk/DRAM and ETOX systems will increase because flash technology currently has a much steeper slope on its cost learning curve.

The primary barrier perceived by designers considering flash memory is cycle endurance. This issue deserves a closer look. Code storage for embedded controller programs or standard computer applications is infrequently updated; twenty-year system lifetimes rarely generate even 100 rewrites. The next level of write cycles is seen in routinely-changed data tables. Examples include updates to navigational-computer parameters, black-box recorders, or even automobile-engine parameters that can be modified for changes in the composition of each tank of gas. These data, changed typically on a weekly basis, require about 1000 write cycles over a twenty-year period.

One might think that archival data storage in general-purpose computers must exceed ETOX write




Figure 8: Flash memory can be less expensive than DRAM-and-disk systems




Figure 6: Temperature and programming voltage affect reprogramming rates. Intel offers EPROM-compatible 12.75-V programming flash memories which ensure successful reprogramming beyond the 10,000-cycle minimum endurance

endurance. Again, this is more a perception than reality. The most prolific PC user might store several letters, a couple large documents, a few spreadsheets, and dozens of graphics files in a given week. Including five-minute backup intervals, this barely reaches 2 M-byte stored per week. Even with fairly inefficient "cycle management" (i.e., spreading cycling uniformly among all the flash devices), a 10-Mbyte flash-memory array would see less than 500 write cycles in 20 years. And since flash memories are directly, randomly accessible, the user sees instant response (instant writes, too, since writes can be handled as background tasks during subsequent file reads).

The bottom line is that computers read much more frequently than they write. This exactly matches the asymmetrical read/write performance of flash memory.

ETOX flash memory enables designers to create systems which are significantly more reliable, lighter, and faster than those based on other technologies. This could create a demand which far exceeds that for earlier nonvolatile memories. That, in turn, would drive volumes which might lower its small cell size into the lowest-cost alternative, and even the greatest skeptic would find low cost hard to ignore.

For more information on ETOX memory, contact Intel Corp., Literature Dept., P.O. Box 58066, Santa Clara, CA 95052-8066, (800) 548-4725.

# SILICON BITS

Stan Baker

## The Memory Driver



The primary driving force behind the personal computer revolution has been memory, not microprocessors. While one cannot give all the credit in one place, and microprocessors and software have their essential roles, the architectures and viability of these small computers has been due mostly to memory technologies—both semiconductor and magnetic.

That situation continues and more memory trends are afoot that will force computer systems in new directions in the near future. DRAMs are running out of the economic gas that has propelled the memory costs downward, not only leaving the door open for other memory technologies but demanding they enter.

Today's memory technologies are bubbling with new possibilities that will further revolutionize systems. At the heart of the changes will be nonvolatile devices. And the major player there will be flash technology.

The initial personal computers could have been made with CPUs that were not fully integrated, using gate arrays, LSI discrete logic or 2901 bit-slice architectures. But they could not have been made without low-cost, dense DRAM chips and low-cost floppy disk drives. The success of PCs then gave the economic stimulus to manufacture hard disks which stimulated the PC business further.

The center of the computing universe is the data, not the processing engine. And the data is in the memory. And the ideal memory is nonvolatile.

Besides changing systems, the nonvolatile technologies will also alter the architecture of the semiconductor business internationally, with large scale impact on trade, political, and macro-economic issues. The leaders in the nonvolatile technologies are American companies. And they will not license their technology so readily as in the past.

There is a host of possibilities from flash, EPROM, EEPROM, battery backing, magnetic, optical, and the more remote ferroelectric technologies. Ferroelectric comes the closest to being the ideal nonvolatile RAM, but it is the furthest from reality. However, flash is here and, for the first time, promises to bring nonvolatile devices into the processing heart of computing systems in a big way.

Flash memories can have smaller cells than DRAMs and will be able to get more benefit from the latest lithographic and other processing equipment than DRAMs will. With only a year on the market the bit-count of flash devices has caught up with EPROMs and DRAMs, all now at 1 megabit per chip.

The 1-Mbit flash device just introduced by Intel has a die of 60,000 square mils. Current 1-Mbit DRAMs are larger, at about 70,000 square mils, and 256 kilobit SRAMs use about 75,000 square mils. 1-Mbit EEPROMs are about double, on the order of 130,000 square mils.

Flash will continue to track EPROM densities and soon outstrip even DRAMs, according to Richard Pashley, general manager of Intel's nonvolatile memory business. The only memory technologies that continue to track lithography in their cell size are EPROMs and flash devices.

Flash devices can be read as rapidly as EPROMs or DRAMs. But writing into them takes tens of microseconds per byte. And they are bulk erased in tens to hundreds of milliseconds.

Such long erase and write times may seem extremely limiting at first thought. But actually, the bulk of program and data storage does not need fast erase/write. That is why magnetic storage is so important. And that is what has some flash memory marketeers so excited—especially at Intel, which is nowhere in the DRAM and SRAM businesses, but the world leader in EPROMs. For flash devices are very similar to EPROMs.

Consider this example. If a computer were constructed with megabytes of fast volatile RAM directly serving the CPU, that can be erased and rewritten rapidly, massive blocks of nonvolatile flash RAM can take the place of magnetic storage backing that volatile memory. A few 4-Mbit flash chips will carry more data than most floppy disks.

That backup storage will significantly speed-up system performance and eliminate electro-mechanical reliability problems,

as well as lots of weight and power drain. The flash devices can also be used to reduce the amount of volatile RAM, because some is used to store programs and data that seldom needs to be erased and changed. Such write-seldom sections of memory can be updated in a second or so, which is less than would irritate a human operator.

Fitting in this scenario, future microprocessors will have more and more memory on their die. That will be a good place for the fast RAM, made even faster by eliminating the inter-package wiring. And these internal RAMs will be organized to match the processing characteristics of the CPU which is not the case now with discrete RAMs. The flash and EPROM devices can then connect directly to the microprocessor package, eliminating discrete DRAMs and SRAMs.

Memory companies everywhere are working on flash devices. But Seeq Technology and Intel were the first to market. Since then, Texas Instruments and Toshiba have introduced versions. But Intel seems to be the only one supplying in significant volume, and it's Intel

that has put the most corporate commitment—money and talent—behind flash. At Intel, flash technology plays directly off its EPROM technology in which Intel is still the world leader.

### A passion for flash

According to Pashley, "Flash is the way Intel will get back in the read-write memory business." In Pashley, Intel and perhaps the industry has its flash champion, and the success of any new technology depends on having the capable individuals that have the faith and lead the charge.

Pashley was the pioneer of scaling, the technique of shrinking MOS devices that is fundamental to the evolution of more and more dense MOS ICs. His process at Intel was termed "HMOS."

At the recent ISSCC in New York Intel described its 1-Mbit flash memory chip. Seeq Technology and National Semiconductor, who are jointly working on flash devices, described a 1-Mbit as well. And Texas Instruments described its latest flash, a 256k device that uses only a single 5-V supply.



## DOMESTIC SALES OFFICES

### ALABAMA

Intel Corp.  
5015 Bradford Dr., #2  
Montgomery 35805  
Tel: (205) 830-4010  
FAX: (205) 837-2640

### ARIZONA

Intel Corp.  
11225 N. 28th Dr.  
Suite D-214  
Phoenix 85029  
Tel: (602) 869-4980  
FAX: (602) 869-4294  
  
Intel Corp.  
1151 N. El Dorado Place  
Suite 301  
Tucson 85715  
Tel: (602) 299-6815  
FAX: (602) 299-6234

### CALIFORNIA

Intel Corp.  
21515 Vanowen Street  
Suite 116  
Canoga Park 91303  
Tel: (818) 704-8500  
FAX: (818) 340-1144  
  
Intel Corp.  
2250 E. Imperial Highway  
Suite 218  
El Segundo 90245  
Tel: (213) 640-6040  
FAX: (213) 640-7133  
  
Intel Corp.  
610 Arden Way  
Suite 101  
Sacramento 95815  
Tel: (916) 920-8096  
FAX: (916) 920-8253  
  
Intel Corp.  
9665 Chesapeake Dr.  
Suite 325  
San Diego 95123  
Tel: (619) 292-8786  
FAX: (619) 292-0628  
  
Intel Corp.  
400 N. Tustin Avenue  
Suite 450  
Santa Ana 92705  
Tel: (714) 835-9642  
TWX: 910-595-1114  
FAX: (714) 541-9157  
  
Intel Corp.  
San Tomas 4  
1700 San Tomas Expressway  
2nd Floor  
Santa Clara 95051  
Tel: (408) 986-8086  
TWX: 910-338-0255  
FAX: (408) 727-2620

### COLORADO

Intel Corp.  
1445 Northpark Drive  
Suite 100  
Colorado Springs 80907  
Tel: (719) 594-6622  
FAX: (303) 594-0720  
  
Intel Corp.  
550 S. Cherry St.  
Suite 915  
Denver 80222  
Tel: (303) 321-8086  
TWX: 910-931-2289  
FAX: (303) 322-8670

### CONNECTICUT

Intel Corp.  
301 Lee Farm Corporate Park  
53 Wooster Heights Rd.  
Danbury 06810  
Tel: (203) 746-3130  
FAX: (203) 794-0339

### FLORIDA

Intel Corp.  
6363 N.W. 6th Way  
Suite 100  
Ft. Lauderdale 33309  
Tel: (305) 771-0600  
TWX: 510-956-9407  
FAX: (305) 772-8193  
  
Intel Corp.  
5850 T.G. Lee Blvd  
Suite 340  
Orlando 32822  
Tel: (407) 240-8000  
FAX: (407) 240-8097  
  
Intel Corp.  
11300 4th Street North  
Suite 170  
St. Petersburg 33716  
Tel: (813) 577-2413  
FAX: (813) 578-1607

### GEORGIA

Intel Corp.  
20 Technology Parkway, N.W.  
Suite 150  
Norcross 30092  
Tel: (404) 449-0541  
FAX: (404) 605-9762

### ILLINOIS

Intel Corp.  
300 N. Main Street  
Suite 400  
Schmiedel 60173  
Tel: (312) 605-8031  
FAX: (312) 706-9762

### INDIANA

Intel Corp.  
8700 Purdue Road  
Suite 125  
Indianapolis 46268  
Tel: (317) 875-0623  
FAX: (317) 875-8938

### IOWA

Intel Corp.  
930 St. Andrews Drive N.E.  
2nd Floor  
Cedar Rapids 52402  
Tel: (319) 393-1294

### KANSAS

Intel Corp.  
10985 Cody St.  
Suite 140 Bldg. D  
Overland Park 66210  
Tel: (913) 345-2727  
FAX: (913) 345-2076

### MARYLAND

Intel Corp.  
10010 Junction Dr.  
Suite 200  
Annapolis Junction 20701  
Tel: (301) 206-2860  
FAX: (301) 206-3677  
FAX: (301) 206-3678

### MASSACHUSETTS

Intel Corp.  
Westford Corp. Center  
3 Carlisle Road  
2nd Floor  
Westford 01886  
Tel: (508) 692-3222  
TWX: 710-343-6333  
FAX: (508) 682-7867

### MICHIGAN

Intel Corp.  
7071 Orchard Lake Road  
Suite 100  
West Bloomfield 48322  
Tel: (313) 851-8096  
FAX: (313) 851-8770

### MINNESOTA

Intel Corp.  
3500 W. 80th St.  
Suite 360  
Bloomington 55431  
Tel: (612) 835-6722  
TWX: 910-576-2867  
FAX: (612) 831-6497

### MISSOURI

Intel Corp.  
4203 Earth City Expressway  
Suite 131  
Earth City 63045  
Tel: (314) 291-1990  
FAX: (314) 291-4341

### NEW JERSEY

Intel Corp.  
Parkway 109 Office Center  
328 Newman Springs Road  
Red Bank 07701  
Tel: (201) 747-2233  
FAX: (201) 747-0963

Intel Corp.  
280 Corporate Center  
75 Livingston Avenue  
First Floor  
Roseland 07068  
Tel: (201) 740-0111  
FAX: (201) 740-0626

### NEW YORK

Intel Corp.  
850 Cross Keys Office Park  
Fairport 14450  
Tel: (716) 425-2750  
TWX: 510-253-7391  
FAX: (716) 223-2561

Intel Corp.  
2950 Expressway Dr., South  
Suite 130  
Islanda 11722  
Tel: (516) 231-3300  
TWX: 510-227-6236  
FAX: (516) 346-7939

Intel Corp.  
Westage Business Center  
Bldg. 300 Route 9  
Fishkill 12524  
Tel: (914) 897-3860  
FAX: (914) 897-3125

### NORTH CAROLINA

Intel Corp.  
5800 Executive Center Dr.  
Suite 105  
Charlotte 28212  
Tel: (704) 568-8966  
FAX: (704) 535-2236

Intel Corp.  
5540 Centerville Dr.  
Suite 215  
Raleigh 27606  
Tel: (919) 851-9537  
FAX: (919) 851-8974

### OHIO

Intel Corp.  
3401 Park Center Drive  
Suite 220  
Dayton 45414  
Tel: (513) 890-5350  
TWX: 810-450-2528  
FAX: (513) 890-8658

Intel Corp.  
25700 Science Park Dr.  
Suite 100  
Beachwood 44122  
Tel: (216) 464-2736  
TWX: 810-427-9298  
FAX: (804) 282-0673

### OKLAHOMA

Intel Corp.  
6801 N. Broadway  
Suite 115  
Oklahoma City 73162  
Tel: (405) 848-8086  
FAX: (405) 840-9819

### OREGON

Intel Corp.  
15254 N.W. Greenbrier Parkway  
Building B  
Beaverton 97005  
Tel: (503) 645-8051  
TWX: 910-467-8741  
FAX: (503) 645-8181

### PENNSYLVANIA

Intel Corp.  
455 Pennsylvania Avenue  
Suite 230  
Fort Washington 19034  
Tel: (215) 641-1000  
TWX: 510-661-2077  
FAX: (215) 641-0785

Intel Corp.  
400 Penn Center Blvd.  
Suite 610  
Pittsburgh 15225  
Tel: (412) 823-4970  
FAX: (412) 829-7578

### PUERTO RICO

Intel Corp.  
South Industrial Park  
P.O. Box 910  
Las Piedras 00671  
Tel: (809) 733-8616

### TEXAS

Intel Corp.  
8911 Capital of Texas Hwy  
Austin 78759  
Tel: (512) 794-8086  
FAX: (512) 338-9335

Intel Corp.  
12000 Ford Road  
Suite 400  
Dallas 75234  
Tel: (214) 241-8067  
FAX: (214) 464-1180

Intel Corp.  
7322 S.W. Freeway  
Suite 1490  
Houston 77074  
Tel: (713) 988-8086  
TWX: 910-881-2490  
FAX: (713) 988-3660

### UTAH

Intel Corp.  
428 East 6400 South  
Suite 104  
Murray 84107  
Tel: (801) 263-8081  
FAX: (801) 268-1457

### VIRGINIA

Intel Corp.  
1504 Sierra Rose Road  
Suite 106  
Richmond 23268  
Tel: (804) 282-5668  
FAX: (216) 464-2270

### WASHINGTON

Intel Corp.  
155 108th Avenue N.E.  
Suite 386  
Bellevue 98004  
Tel: (206) 453-8086  
TWX: 910-443-3002  
FAX: (206) 451-9556

Intel Corp.  
408 N. Mullen Road  
Suite 102  
Spokane 99208  
Tel: (509) 928-8086  
FAX: (509) 928-9467

### WISCONSIN

Intel Corp.  
330 S. Executive Dr.  
Suite 102  
Broomfield 53005  
Tel: (414) 784-8087  
FAX: (414) 786-2115

## CANADA

### BRITISH COLUMBIA

Intel Semiconductor of  
Canada, Ltd.  
4585 Canada Way  
Suite 202  
Burnaby V5G 4L6  
Tel: (604) 298-0387  
FAX: (604) 298-8234

### ONTARIO

Intel Semiconductor of  
Canada, Ltd.  
2650 Queenview Drive  
Suite 250  
Ottawa K2B 8H6  
Tel: (613) 829-9714  
FAX: (613) 820-5906

Intel Semiconductor of  
Canada, Ltd.  
190 Atwell Drive  
Suite 500  
Resdale M9W 6M8  
Tel: (416) 875-2105  
FAX: (416) 875-2438

### QUEBEC

Intel Semiconductor of  
Canada, Ltd.  
820 St. Jean Boulevard  
Pointe Claire H9R 3K2  
Tel: (514) 894-8130  
FAX: 514-894-0064



## DOMESTIC DISTRIBUTORS

### ALABAMA

Arrow Electronics, Inc.  
1015 Henderson Road  
Huntsville 35805  
Tel: (205) 837-6955

Hamilton/Avnet Electronics  
4940 Research Drive  
Huntsville 35805  
Tel: (205) 837-7210  
TWX 810-726-2162

Pioneer Technologies Group, Inc.  
4625 University Square  
Huntsville 35805  
Tel: (205) 837-9300  
TWX 810-726-2197

### ARIZONA

Hamilton/Avnet Electronics  
505 S. Madison Drive  
Tempe 85281  
Tel: (602) 231-5140  
TWX 910-950-0077

Hamilton/Avnet Electronics  
30 South McKimby  
Chandler 85226  
Tel: (602) 961-6669  
TWX 910-950-0077

Arrow Electronics, Inc.  
4134 E. Wood Street  
Phoenix 85040  
Tel: (602) 437-0750  
TWX 910-951-1550

Avie Distribution Group  
17555 N. Black Canyon Hwy.  
Phoenix 85023  
Tel: (602) 249-2232  
TWX 910-951-4282

### CALIFORNIA

Arrow Electronics, Inc.  
10824 Mode Street  
Chico 95926  
Tel: (714) 221-6300

Arrow Electronics, Inc.  
19748 Delamont Street  
Chatsworth 91311  
Tel: (213) 701-7500  
TWX 910-493-2086

Arrow Electronics, Inc.  
521 Wedder Drive  
Sunnyvale 94086  
Tel: (408) 745-6600  
TWX 910-335-9371

Arrow Electronics, Inc.  
3511 Reger Avenue Court  
San Diego 92123  
Tel: (619) 565-4800  
TWX 910-388-0664

Arrow Electronics, Inc.  
2961 Cow Avenue  
ustin 92580  
Tel: (714) 838-5422  
TWX 910-595-2860

Avnet Electronics  
350 McCormick Avenue  
Costa Mesa 92626  
Tel: (714) 54-6071  
TWX 910-595-1928

Hamilton/Avnet Electronics  
1175 Bordeaux Drive  
Sunnyvale 94086  
Tel: (408) 743-3300  
TWX 910-339-9332

Hamilton/Avnet Electronics  
4545 Ridgeway Avenue  
San Diego 92123  
Tel: (619) 571-7500  
TWX 910-595-2638

Hamilton/Avnet Electronics  
3650 Desoto Avenue  
Chatsworth 91311  
Tel: (818) 700-1161

Hamilton Electro Sales  
12950 N. Washington Blvd.  
Denver City 80230  
Tel: (213) 558-2456  
TWX 910-340-6364

Hamilton Electro Sales  
13618 West 190th Street  
Gardena 90248  
Tel: (213) 217-6700

Hamilton/Avnet Electronics  
3002 D. Street  
Ontario 91761  
Tel: (714) 389-9411

Avnet Electronics  
20501 Plummer  
Chatsworth 91351  
Tel: (213) 700-6271  
TWX 910-494-2207

Hamilton Electro Sales  
3170 Pullman Street  
Costa Mesa 92626  
Tel: (714) 641-4150  
TWX 910-595-2638

Hamilton/Avnet Electronics  
4103 Northgate Blvd.  
Sacramento 95834  
Tel: (916) 920-3150

Avie Distribution Group  
24 Maryland Street  
E. Segundo 90254  
Tel: (213) 322-8100

Avie Distribution Group  
1382 Lamson Ave.  
Garden Grove 92641  
Tel: (714) 891-1111  
TWX 910-348-1140 or 7111

Avie Distribution Group  
11151 Sun Center Drive  
Rancho Corcora 95670  
Tel: 916-638-5282

Avie Distribution Group  
9525 Chesapeake Drive  
San Diego 92123  
Tel: (619) 565-9171  
TWX 910-335-1590

Avie Distribution Group  
3000 Beavers Avenue  
Santa Clara 95051  
Tel: (408) 721-2500  
TWX 910-338-0296

Avie Distribution Group  
1372 Cowan Avenue  
Fife 92714  
Tel: (714) 363-9953  
TWX 910-595-1572

Avie Distribution Group  
266 W. Agoura Rd.  
Calabasas 91302  
Tel: (818) 880-9000  
TWX 372-0232

### COLORADO

Arrow Electronics, Inc.  
1260 South Tucson Way  
Englewood 80112  
Tel: (303) 790-4444

Hamilton/Avnet Electronics  
8765 E. Orchard Road  
Suite 708  
Englewood 80111  
Tel: (303) 740-1017  
TWX 910-935-0787

Avie Distribution Group  
451 E. 12th Avenue  
Thornton 80241  
Tel: (303) 457-9953  
TWX 910-936-0770

### CONNECTICUT

Arrow Electronics, Inc.  
12 Beaumont Road  
Wallingford 06492  
Tel: (203) 265-7741  
TWX 710-476-0162

Hamilton/Avnet Electronics  
Commerce Industrial Park  
Commerce Drive  
Danbury 06810  
Tel: (203) 797-2800  
TWX 710-456-9974

Pioneer Electronics  
112 Main Street  
Norwalk 06851  
Tel: (203) 853-1515  
TWX 710-468-3373

### FLORIDA

Arrow Electronics, Inc.  
400 Fairway Drive  
Suite 102  
Deerfield Beach 33441  
Tel: (305) 429-8200  
TWX 510-955-9456

Arrow Electronics, Inc.  
37 Seville Drive  
Suite 3101  
Lake Mary 32746  
Tel: (407) 323-0252  
TWX 510-959-6337

Hamilton/Avnet Electronics  
5801 N.W. 15th Way  
Ft. Lauderdale 33309  
Tel: (305) 971-2900  
TWX 510-956-3097

Hamilton/Avnet Electronics  
1197 Tech Drive North  
St. Petersburg 33702  
Tel: (813) 576-3930  
TWX 810-863-0374

Hamilton/Avnet Electronics  
5947 University Boulevard  
Winter Park 32792  
Tel: (305) 628-3888  
TWX 810-853-0322

Pioneer Technologies Group, Inc.  
337 S. Lake Blvd.  
Arla Monte Springs 32701  
Tel: (407) 834-9090  
TWX 810-853-0284

Pioneer Technologies Group, Inc.  
574 S. Military Trail  
Deerfield Beach 33442  
Tel: (305) 428-6677  
TWX 510-955-9653

### GEORGIA

Arrow Electronics, Inc.  
3155 Northwoods Parkway  
Suite A  
Norcross 30071  
Tel: (404) 449-8252  
TWX 810-766-0439

Hamilton/Avnet Electronics  
5825 O. Peachtree Corners  
Norcross 30092  
Tel: (404) 447-7500  
TWX 810-766-0432

Pioneer Technologies Group, Inc.  
3100 F. Northwoods Place  
Norcross 30071  
Tel: (404) 448-1777  
TWX 810-766-4515

### ILLINOIS

Arrow Electronics, Inc.  
1140 W. Thorndale  
Jasca 60143  
Tel: (312) 250-0500  
TWX 312-250-0916

Hamilton/Avnet Electronics  
1130 Thorndale Avenue  
Jasca 60106  
Tel: (312) 860-7780  
TWX 910-227-0060

MTI Systems Sales  
1100 W. Thorndale  
Jasca 60143  
Tel: (312) 773-2300

Pioneer Electronics  
1551 Carmen Drive  
E. Grove Village 60007  
Tel: (312) 437-9680  
TWX 910-222-1834

### INDIANA

Arrow Electronics, Inc.  
2495 Directors Row, Suite H  
Indianapolis 46241  
Tel: (317) 243-9353  
TWX 810-341-3119

Hamilton/Avnet Electronics  
485 Grady Drive  
Carmel 46032  
Tel: (317) 844-9333  
TWX 810-260-3995

Pioneer Electronics  
5408 Castleplace Drive  
Indianapolis 46250  
Tel: (317) 849-7300  
TWX 810-260-1794

### IOWA

Hamilton/Avnet Electronics  
915 33rd Avenue, S.W.  
Decorah 52004  
Tel: (319) 362-4757

### KANSAS

Arrow Electronics  
8208 Melrose Dr., Suite 210  
Lenexa 66214  
Tel: (913) 541-9542

Hamilton/Avnet Electronics  
3219 Quivera Road  
Overland Park 66215  
Tel: (913) 888-8900  
TWX 910-743-0005

Pioneer Tec. Gr.  
1551 Lockman Rd.  
Lenexa 66215  
Tel: (913) 492-0500

### KENTUCKY

Hamilton/Avnet Electronics  
1251 D. Newton Park  
Lexington 40511  
Tel: (606) 259-1475

### MARYLAND

Arrow Electronics, Inc.  
9300 Guilford Drive  
Suite H, River Center  
Columbia 21046  
Tel: (301) 995-0003  
TWX 710-236-9005

Hamilton/Avnet Electronics  
5822 Oak Hill Lane  
Columbia 21045  
Tel: (301) 995-3500  
TWX 710-862-1861

Mesa Technology Corp.  
3720 Patuxent Woods Dr.  
Columbia 21046  
Tel: (301) 290-8150  
TWX 710-828-9702

Pioneer Technologies Group, Inc.  
9100 Gaiter Road  
Gannessburg 20877  
Tel: (301) 521-0660  
TWX 710-828-0545

Arrow Electronics, Inc.  
1524 Standish Place  
Rockville 20855  
Tel: (301) 424-0244

### MASSACHUSETTS

Arrow Electronics, Inc.  
25 Union Dr.  
Wilmington 01887  
Tel: (617) 335-5134

Hamilton/Avnet Electronics  
100 Centennial Drive  
Peabody 01960  
Tel: (617) 531-7430  
TWX 710-393-0382

MTI Systems Sales  
33 Cambridge St.  
Burlington 01813

Pioneer Electronics  
44 Hawthorn Avenue  
Lexington 02173  
Tel: (617) 861-9200  
TWX 710-326-6617

### MICHIGAN

Arrow Electronics, Inc.  
755 Phoenix Drive  
Ann Arbor 48104  
Tel: (313) 971-8220  
TWX 910-223-6020

Hamilton/Avnet Electronics  
2215 29th Street S.E.  
Spice AS  
Grand Rapids 49508  
Tel: (616) 243-8805  
TWX 810-274-6921

Pioneer Electronics  
4504 Broadmoor S.E.  
Grand Rapids 49508  
FAX 616-698-1831

Hamilton/Avnet Electronics  
32487 Schooncraft Road  
Livonia 48150  
Tel: (313) 522-4700  
TWX 810-282-8775

Pioneer Michigan  
13485 Stamford  
Livonia 48150  
Tel: (313) 525-1900  
TWX 810-242-3271

### MINNESOTA

Arrow Electronics, Inc.  
5230 W. 73rd Street  
Edina 55435  
Tel: (612) 830-1800  
TWX 910-576-3125

Hamilton/Avnet Electronics  
12400 Whitewater Drive  
Minnetonka 55343  
Tel: (612) 932-0600

Pioneer Electronics  
1525 Golden Triangle Dr.  
Suite G  
Eden Prairie 55343  
Tel: (612) 944-3355

### MISSOURI

Arrow Electronics, Inc.  
2380 Schuetz  
St. Louis 63141  
Tel: (314) 567-6888  
TWX 910-764-0862

Hamilton/Avnet Electronics  
13743 Shoreline Court  
Earth City 63045  
Tel: (314) 344-1200  
TWX 910-762-0664

### NEW HAMPSHIRE

Arrow Electronics, Inc.  
3 Perimeter Road  
Manchester 03103  
Tel: (603) 668-6968  
TWX 710-220-1684

Hamilton/Avnet Electronics  
444 E. Industrial Drive  
Manchester 03103  
Tel: (603) 624-9400



## DOMESTIC DISTRIBUTORS (Contd.)

### NEW JERSEY

\*Arrow Electronics, Inc.  
Four East Stow Road  
Unit 11  
Marion 08053  
Tel: (609) 595-8000  
TWX: 710-897-0829

\*Arrow Electronics  
6 Century Drive  
Parsippany 07054  
Tel: (201) 538-0900

\*Hamilton/Avnet Electronics  
1 Keystone Ave., Bldg. 36  
Cherry Hill 08003  
Tel: (609) 424-0110  
TWX: 710-940-0262

\*Hamilton/Avnet Electronics  
10 Industrial  
Fairfield 07008  
Tel: (201) 575-5300  
TWX: 710-734-4368

\*MTI Systems Sales  
37 Kulich Rd.  
Fairfield 07008  
Tel: (201) 227-5552

\*Pioneer Electronics  
45 Route 46  
Pinebrook 07058  
Tel: (201) 575-2510  
TWX: 710-734-4382

### NEW MEXICO

Alliance Electronics, Inc.  
11030 Cochise S.E.  
Albuquerque 87123  
Tel: (505) 292-3360  
TWX: 910-989-1151

\*Hamilton/Avnet Electronics  
2524 Baylor Drive S.E.  
Albuquerque 87106  
Tel: (505) 765-1500  
TWX: 910-989-0814

### NEW YORK

\*Arrow Electronics, Inc.  
3375 Brighton Henrietta  
Township Rd.  
Rochester 14623  
Tel: (716) 275-0300  
TWX: 510-253-4766

Arrow Electronics, Inc.  
20 Oser Avenue  
Hauppauge 11788  
Tel: (516) 231-1000  
TWX: 510-227-6623

\*Hamilton/Avnet  
933 Motor Parkway  
Hauppauge 11788  
Tel: (516) 231-9600  
TWX: 510-224-6166

\*Hamilton/Avnet Electronics  
333 Metro Park  
Rochester 14623  
Tel: (716) 475-9130  
TWX: 510-253-5470

\*Hamilton/Avnet Electronics  
103 Twin Oaks Drive  
Syracuse 13208  
Tel: (315) 437-0288  
TWX: 710-541-1560

\*MTI Systems Sales  
38 Harbor Park Drive  
Port Washington 11050  
Tel: (516) 621-6200

\*Pioneer Electronics  
68 Corporate Drive  
Binghamton 13904  
Tel: (607) 722-9300  
TWX: 510-252-0893

Pioneer Electronics  
40 Oser Avenue  
Hauppauge 11787  
Tel: (516) 231-9200

\*Pioneer Electronics  
60 Crossway Park West  
Woodbury, Long Island 11797  
Tel: (516) 921-8700  
TWX: 510-221-2184

\*Pioneer Electronics  
840 Fairport Park  
Fairport 14450  
Tel: (716) 381-7070  
TWX: 510-253-7001

### NORTH CAROLINA

\*Arrow Electronics, Inc.  
5240 Greensboro Road  
Raleigh 27604  
Tel: (919) 876-3132  
TWX: 510-928-1856

\*Hamilton/Avnet Electronics  
3510 Spring Forest Drive  
Raleigh 27604  
Tel: (919) 878-0819  
TWX: 510-928-1836

Pioneer Technologies Group, Inc.  
9801 A-Southern Pine Blvd.  
Charlotte 28210  
Tel: (919) 527-8188  
TWX: 810-621-0366

### OHIO

Arrow Electronics, Inc.  
7820 McEwen Road  
Centerville 45459  
Tel: (513) 435-5563  
TWX: 810-459-1811

\*Arrow Electronics, Inc.  
6238 Cochran Road  
Solon 44139  
Tel: (216) 248-3990  
TWX: 810-427-9409

\*Hamilton/Avnet Electronics  
954 Senate Drive  
Dayton 45459  
Tel: (513) 439-6733  
TWX: 810-450-2531

\*Hamilton/Avnet Electronics  
4588 Emery Industrial Pkwy  
Warrensville Heights 44128  
Tel: (216) 349-5100  
TWX: 810-427-9452

\*Hamilton/Avnet Electronics  
777 Brookside Blvd  
Westerville 43081  
Tel: (614) 882-7004

\*Pioneer Electronics  
4433 Interpoint Boulevard  
Dayton 45424  
Tel: (513) 236-9900  
TWX: 810-459-1622

\*Pioneer Electronics  
4800 E. 131st Street  
Cleveland 44105  
Tel: (216) 587-3600  
TWX: 810-422-2211

### OKLAHOMA

Arrow Electronics, Inc.  
1211 E. 51st St., Suite 101  
Tulsa 74146  
Tel: (918) 252-7337

\*Hamilton/Avnet Electronics  
12121 E. 51st St., Suite 102A  
Tulsa 74146  
Tel: (918) 252-7297

### OREGON

\*Almac Electronics Corp.  
1885 N.W. 169th Place  
Beaverton 97005  
Tel: (503) 629-8090  
TWX: 910-467-8746

\*Hamilton/Avnet Electronics  
8024 S.W. Jean Road  
Bldg. C, Suite 10  
Lake Oswego 97034  
Tel: (503) 635-7848  
TWX: 910-455-8179

Wyle Distribution Group  
5250 N.E. Elam Young Parkway  
Suite 600  
Hillsboro 97124  
Tel: (503) 640-6000  
TWX: 910-460-2203

### PENNSYLVANIA

Arrow Electronics, Inc.  
650 Seaco Road  
Monroeville 15146  
Tel: (412) 656-7000

\*Hamilton/Avnet Electronics  
2800 Liberty Ave  
Pittsburgh 15238  
Tel: (412) 261-4150

Pioneer Electronics  
259 Kappa Drive  
Pittsburgh 15238  
Tel: (412) 782-2300  
TWX: 710-795-3122

\*Pioneer Technologies Group, Inc.  
Delaware Valley  
261 Gibraltar Road  
Morton 19044  
Tel: (215) 874-4000  
TWX: 510-665-6778

### TEXAS

\*Arrow Electronics, Inc.  
3220 Commander Drive  
Carrollton 75006  
Tel: (214) 380-6464  
TWX: 910-860-5377

\*Arrow Electronics, Inc.  
10899 Kinghurst  
Suite 100  
Houston 77099  
Tel: (713) 530-4700  
TWX: 910-880-4439

\*Arrow Electronics, Inc.  
2227 W. Braker Lane  
Austin 78758  
Tel: (512) 835-4180  
TWX: 910-874-1348

\*Hamilton/Avnet Electronics  
1807 W. Braker Lane  
Austin 78758  
Tel: (512) 837-8911  
TWX: 910-874-1319

\*Hamilton/Avnet Electronics  
2111 W. Walnut Hill Lane  
Irving 75038  
Tel: (214) 550-6111  
TWX: 910-860-5929

\*Hamilton/Avnet Electronics  
4850 Wright Rd., Suite 190  
Stafford 77477  
Tel: (713) 240-7733  
TWX: 910-881-5523

\*Pioneer Electronics  
18260 Kramer  
Austin 78758  
Tel: (512) 835-4000  
TWX: 910-874-1323

\*Pioneer Electronics  
13710 Omega Road  
Dallas 75234  
Tel: (214) 366-7300  
TWX: 910-850-5563

\*Pioneer Electronics  
5853 Point West Drive  
Houston 77036  
Tel: (713) 968-5335  
TWX: 910-881-1606

Wyle Distribution Group  
1810 Greenhills Avenue  
Richardson 75081  
Tel: (214) 235-9853

### UTAH

\*Arrow Electronics  
1448 Parkway Blvd.  
Salt Lake City 84119  
Tel: (801) 973-6913

\*Hamilton/Avnet Electronics  
1585 West 2100 South  
Salt Lake City 84119  
Tel: (801) 972-2800  
TWX: 910-925-4016

Wyle Distribution Group  
1325 West 2200 South  
Suite E  
West Valley 84119  
Tel: (801) 974-9953

### WASHINGTON

\*Almac Electronics Corp.  
14360 S.E. Eastgate Way  
Bellevue 98007  
Tel: (206) 643-9992  
TWX: 910-444-2067

Arrow Electronics, Inc.  
19540 68th Ave. South  
Kent 98032  
Tel: (206) 575-4420

\*Hamilton/Avnet Electronics  
14212 N.E. 21st Street  
Bellevue 98005  
Tel: (206) 643-3950  
TWX: 910-443-2469

Wyle Distribution Group  
15385 N.E. 90th Street  
Redmond 98052  
Tel: (206) 881-1150

### WISCONSIN

Arrow Electronics, Inc.  
200 N. Patrick Blvd., Ste. 100  
Brookfield 53005  
Tel: (414) 767-6600  
TWX: 910-262-1193

\*Hamilton/Avnet Electronics  
2975 Moorland Road  
New Berlin 53151  
Tel: (414) 784-4510  
TWX: 910-262-1182

## CANADA

### ALBERTA

\*Hamilton/Avnet Electronics  
2816 21st Street N.E.  
Calgary T2E 6Z3  
Tel: (403) 230-3586  
TWX: 03-827-642

Zenitronics  
Bay No. 1  
3300 14th Avenue N.E.  
Calgary T2A 6M4  
Tel: (403) 272-1021

### BRITISH COLUMBIA

\*Hamilton/Avnet Electronics  
105-2550 Boundary  
Burnaby V3M 3Z3  
Tel: (604) 437-8887

Zenitronics  
108-11400 Bridgeport Road  
Richmond V6X 1T2  
Tel: (604) 273-5575  
TWX: 04-5077-88

### MANITOBA

Zenitronics  
60-1313 Border Unit 60  
Winnipeg R3M 0X4  
Tel: (204) 694-1867

### ONTARIO

Arrow Electronics, Inc.  
36 Antares Dr.  
Nepean K2E 7W5  
Tel: (613) 226-6903

Arrow Electronics, Inc.  
1083 Meyerside  
Mississauga L5T 1M4  
Tel: (416) 673-7789  
TWX: 06-218213

\*Hamilton/Avnet Electronics  
6845 Renwood Road  
Units 3-4-5  
Mississauga L4T 1R2  
Tel: (416) 677-7432  
TWX: 610-492-8867

\*Hamilton/Avnet Electronics  
6845 Renwood Rd., Unit 6  
Mississauga L4T 1R2  
Tel: (416) 277-0484

\*Hamilton/Avnet Electronics  
190 Colonnade Road South  
Nepean K2E 7L5  
Tel: (613) 226-1700  
TWX: 05-349-71

Zenitronics  
8 Tibury Court  
Brampton L6T 3T4  
Tel: (416) 451-9800  
TWX: 06-978-78

Zenitronics  
155 Colonnade Road  
Unit 17  
Nepean K2E 7K1  
Tel: (613) 226-6840

Zenitronics  
60-1313 Border St.  
Winnipeg R3M 0M4  
Tel: (204) 694-7957

### QUEBEC

\*Arrow Electronics, Inc.  
4050 Jean Talon Ouest  
Montreal H4P 1W1  
Tel: (514) 735-5511  
TWX: 05-25590

Arrow Electronics, Inc.  
500 Avenue St-Jean Baptiste  
Suite 280  
Quebec G2E 5R9  
Tel: (418) 871-7500  
FAX: 418-871-6818

\*Hamilton/Avnet Electronics  
2795 Haldim  
St. Laurent H2E 7K1  
Tel: (514) 335-1000  
TWX: 810-421-3731

Zenitronics  
817 McCaffrey  
St. Laurent H4T 1M3  
Tel: (514) 737-9700  
TWX: 05-827-535





## EUROPEAN SALES OFFICES

### DENMARK

Intel Denmark A/S  
Sjærmølle 61 3rd Floor  
2400 Copenhagen NV  
Tel: (45) 3311 980 33  
TLX: 19587

### FINLAND

Intel Finland Oy  
Ruoholahti 2  
00390 Helsinki  
Tel: (358) 0 544 644  
TLX: 123332

### FRANCE

Intel Corporation S.A.R.L.  
Rue Edison-BP 303  
78054 St. Quentin-en-Yvelines  
Cedex  
Tel: (33) (1) 30 57 70 00  
TLX: 699018

### WEST GERMANY

Intel Semiconductor GmbH  
Domagel-Strasse 1  
8016 Feldkirchen bei München  
Tel: (49) 089/90992-0  
TLX: 5-23177

Intel Semiconductor GmbH  
Hohenzoller Strasse 5  
3000 Hannover 1  
Tel: (49) 5111 344081  
TLX: 9-23625

Intel Semiconductor GmbH  
Adrianum-Linken Strasse 16-18  
6200 Wiesbaden  
Tel: (49) 06121/7605-0  
TLX: 4-186183

Intel Semiconductor GmbH  
Zettlaching 10A  
7000 Stuttgart 80  
Tel: (49) 0711 7287-280  
TLX: 7-254826

### ISRAEL

Intel Semiconductor Ltd.  
Abdim Industrial Park-Neve Shalom  
P.O. Box 43202  
Tel-Aviv 61430  
Tel: (972) 03-98080  
TLX: 371215

### ITALY

Intel Corporation Italia S.p.A.  
Milanof Palazzo E  
20090 Assago  
Milano  
Tel: (39) (02) 89200950  
TLX: 341286

### NETHERLANDS

Intel Semiconductor B.V.  
Postbus 84130  
3099 CC Rotterdam  
Tel: (31) 10 407 11 11  
TLX: 22283

### NORWAY

Intel Norway A/S  
Myrmøsen 4-PO Box 92  
2013 Sarreien  
Tel: (47) (6) 842 420  
TLX: 78018

### SPAIN

Intel Ibama S.A.  
Zurbaran, 28  
28010 Madrid  
Tel: (34) (1) 308.25.52  
TLX: 46880

### SWEDEN

Intel Sweden A.B.  
Dagvegen 24  
171 36 Solna  
Tel: (46) 8 734 01 00  
TLX: 12281

### SWITZERLAND

Intel Semiconductor A.G.  
Zürcherstrasse  
8185 Winterthurn bei Zürich  
Tel: (41) 01 880 62 62  
TLX: 825977

### UNITED KINGDOM

Intel Corporation (U.K.) Ltd.  
Peters Way  
Surrey, Wokingham RG1 1RU  
Tel: (44) (0) 7931 696000  
TLX: 444447.8

## EUROPEAN DISTRIBUTORS/REPRESENTATIVES

### AUSTRIA

Bachner Electronics GmbH  
Reinholdgasse 25  
1120 Wien  
Tel: (43) 02221 83 56 46  
TLX: 31532

### BELGIUM

Intelco Belgium S.A.  
Av. des Croix de Guerre 94  
1120 Bruxelles  
Dorogobrusse, 34  
1120 Bruxelles  
Tel: (32) (02) 216 01 60  
TLX: 64475 or 22090

### DENMARK

Intel Multikomponent  
Næstved 25  
2600 Glostrup  
Tel: (45) 0 2 45 56 45  
TLX: 33335

### FINLAND

On Electronic AB  
Mänttälä 24A  
00210 Helsinki  
Tel: (358) (0) 6926022  
TLX: 124224

### FRANCE

Ames  
Zone Industrielle d'Antony  
Ad. rue de l'Alcedone  
93100  
93164 Antony Cedex  
Tel: (33) (1) 46 66 21 12  
TLX: 250067

Jemmy Genem  
50 rue des Gemeaux  
510 580  
4653 Rungis cedex  
Tel: (33) (1) 49 78 49 78  
TLX: 261585

Metrologie  
101 C Asheries  
4 av. Laurent-Cory  
92606 Asheries Cedex  
Tel: (33) (1) 47 90 62 40  
TLX: 611448

Tekne-Atronic  
Cité des Bruyères  
Rue Carle vermet BP 2  
32310 Sevrès  
Tel: (33) (1) 45 34 75 35  
TLX: 204552

### WEST GERMANY

Electronic 2000 AG  
Stahlgüterweg 12  
8000 München 82  
Tel: (49) 089/42001-0  
TLX: 522561

ITT Multikomponent GmbH  
Postfach 1265  
Bahnhofstrasse 44  
7141 Moechingen  
Tel: (49) 07141 4879  
TLX: 7264472

Jemmy GmbH  
Dachstuhlweg 9  
6250 Limburg  
Tel: (49) 06431 508-0  
TLX: 415257-0

Metrologie GmbH  
Mödingenstrasse 49  
8000 München 71  
Tel: (49) 089/78042-0  
TLX: 5213189

Production Vermeas GmbH  
Max Planck Strasse 1-3  
6072 Dreieich  
Tel: (49) 06103/30434-3  
TLX: 417903

### IRELAND

Micro Marketing Ltd  
Glenageary Office Park  
Glenageary  
Co. Dublin  
Tel: (31) (353) (0) 1 85 63 25  
TLX: 31584

### ISRAEL

Electronics Ltd  
11 Rozans Street  
P.O. Box 35300  
Tel-Aviv 61392  
Tel: (972) 03-475151  
TLX: 33638

### ITALY

Intel  
Divisione ITT Industries GmbH  
Viale Milanof  
Palazzo E.5  
20090 Assago (MI)  
Tel: (39) 02/824701  
TLX: 311351

Las Electronics S.p.A.  
V.le Furio Testi 126  
20092 Cinisello Balsamo (MI)  
Tel: (39) 02/2440012  
TLX: 352040

Tecnom S.r.l.  
Via M. Civitella 75  
20148 Milano  
Tel: (39) 02/4049046  
TLX: 335654

ITT Multikomponente  
Viale Milanof E.5  
20090 Assago (MI)  
Tel: (39) 02/824701  
TLX: 311351

Silverstar  
Via Dei Gracchi 20  
20146 Milano  
Tel: (39) 02/49961  
TLX: 332189

### NETHERLANDS

Koning en Hartman Elektrotechniek  
B.V.  
Energieweg 1  
2627 AP Den Haag  
Tel: (31) (0) 15/609906  
TLX: 38250

### NORWAY

Nordisk Elektronikk (Norge) A.S.  
Postboks 123  
Smørumveien 4  
1364 Hvitstadi  
Tel: (47) (02) 84 62 10  
TLX: 77546

### PORTUGAL

ATD Portugal LDA  
Rua Dos Lusitanos, 5 Sala B  
1300 Lisboa  
Tel: (35) (1) 84 80 91  
TLX: 81582

Ditram  
Avenida Miguel Bombarda, 133  
1000 Lisboa  
Tel: (35) (1) 54 53 13  
TLX: 14182

### SPAIN

ATD Electronics S.A.  
Plaza Ciudad de Viena, 6  
28040 Madrid  
Tel: (34) (1) 234 40 00  
TLX: 42477

ITT SESA  
Calle Miguel Angel, 21-3  
28010 Madrid  
Tel: (34) (1) 419 09 57  
TLX: 27461

Metrologia Ibérica, S.A.  
Ctra. de Fuencarral, n. 80  
28100 Alcobendas (Madrid)  
Tel: (34) (1) 653 86 11

### SWEDEN

Nordisk Elektronik AB  
Torsånnagatan 39  
Box 36  
164 93 Kista  
Tel: (46) 08-03 46 30  
TLX: 105 47

### SWITZERLAND

Industrie A.G.  
Hersistrasse 31  
8304 Wetzikon  
Tel: (41) (0) 11 6328111  
TLX: 56788

### TURKEY

EMPA Electronic  
Lindumstrasse 95A  
8000 München 2  
Tel: (49) 089/53 80 570  
TLX: 528573

### UNITED KINGDOM

Accent Electronic Components Ltd  
Jubilee House, Jubilee Road  
Letchworth Herts SG6 1TL  
Tel: (44) (0462) 666666  
TLX: 826293

Sitech-Comway Systems  
3 The Western Centre  
Western Road  
Bromley RG12 1RW  
Tel: (44) (0) 3441 55333  
TLX: 847201

Jemmy  
Jemmy Estate  
Oxford Road  
Sevenshoe  
Kent TN14 5EU  
Tel: (44) (0) 7321 450144  
TLX: 95142

MMD  
Unit 8 Southview Park  
Caversham  
Reading  
Berkshire RG4 0AF  
Tel: (44) (0) 7341 481666  
TLX: 846669

Rapid Saxon  
Rapid House  
Denmark Street  
High Wycombe  
Buckinghamshire HP11 2ER  
Tel: (44) (0494) 442266  
TLX: 837931

Rapid Systems  
Rapid House  
Denmark Street  
High Wycombe  
Buckinghamshire HP11 2ER  
Tel: (44) (0494) 450244  
TLX: 837931

### YUGOSLAVIA

M.R. Microelectronics Corp  
2005 de la Cruz Blvd. Ste. 223  
Santa Clara, CA 95050  
U.S.A.  
Tel: (1) (408) 988-0286  
TLX: 387452

Rapid Electronic Components  
S.O.A.  
Via C. Beccaria, 8  
34133 Trieste  
Italy  
Tel: (39) 040/360555  
TLX: 460461



## INTERNATIONAL SALES OFFICES

### AUSTRALIA

Intel Australia Pty. Ltd.  
Spectrum Building  
200 Pacific Hwy. Level 6  
Crows Nest, N.S.W. 2065  
Tel: 612-957-2744  
Fax: 612-923-2632

### BRAZIL

Intel Semicondutores do Brasil LTDA  
Av. Paulista, 1159-CJS 404/405  
01311 - São Paulo, S.P.  
Tel: 55-11-287-5899  
TLX: 3911153146 ISDB  
Fax: 55-11-287-5119

### CHINA/HONG KONG

Intel PRC Corporation  
15/F Office 1, Civic Bldg  
Jian Guo Men Wai Street  
Beijing, PRC  
Tel: 86-10-500-4850  
TLX: 22947 INTEL CN  
Fax: 86-10-500-2953

Intel Semiconductor Ltd.\*  
10/F East Tower  
Bond Center  
Queenway Central  
Hong Kong  
Tel: 854-555  
TLX: 63869 ISHLK MX  
Fax: 854-555

### INDIA

Intel Asia Electronics, Inc.  
4/2, Samran Plaza  
St. Mark's Road  
Bangalore 560001  
Tel: 011-91-812-215065  
TLX: 9538452875 DCBY  
Fax: 091-812-215067

### JAPAN

Intel Japan K.K.  
5-6 Torokoshi, Tsukuba-shi  
Ibaraki, 300-26  
Tel: 0298-47-8511  
TLX: 3655-180  
Fax: 029747-8450

Intel Japan K.K.\*  
Daichi Mitsugi Bldg  
1-8889 Fuchu-cho  
Fuchu-shi, Tokyo 183  
Tel: 0423-60-7871  
Fax: 0423-60-0315

Intel Japan K.K.\*  
Bldg. Kumagaya  
2-69 Mon-cho  
Kumagaya-shi, Saitama 360  
Tel: 0485-24-6871  
Fax: 0485-24-7518

### Intel Japan K.K.\*

Mitsui Sumitomo Musashi-Kosugi Bldg  
915 Shinmaruko, Nishinari-ku  
Kawasaki-shi, Kanagawa 211  
Tel: 044-733-7011  
Fax: 044-733-7010

Intel Japan K.K.  
Nihon Seimei Aburahi Bldg.  
1-2-1 Asehi-machi  
Atsugi-shi, Kanagawa 243  
Tel: 0462-29-3731  
Fax: 0462-29-3731

Intel Japan K.K.\*  
Ryokuchi-Eki Bldg.  
2-4-1 Terachi  
Toyonaka-shi, Osaka 560  
Tel: 06-863-1091  
Fax: 06-863-1084

Intel Japan K.K.  
Shinmaru Bldg.  
1-5-1 Marunouchi  
Chiyoda-ku, Tokyo 100  
Tel: 03-201-3621  
Fax: 03-201-6850

Intel Japan K.K.  
Green Bldg.  
1-18-70 Nishi-ku  
Nishi-ku, Nagoya-shi  
Aichi 450  
Tel: 052-204-1281  
Fax: 052-204-1285

### KOREA

Intel Technology Asia, Ltd.  
18th Floor, Life Bldg.  
61 Yoido-dong, Youngdeungpo-ku  
Seoul 150-010  
Tel: (2) 784-8186, 8286, 8386  
TLX: K29312 INTELKO  
Fax: (2) 784-8086

### SINGAPORE

Intel Singapore Technology, Ltd.  
101 Thomson Road #21-05-06  
United Square  
Singapore 1130  
Tel: 250-7811  
TLX: 39921 INTEL  
Fax: 250-9256

### TAIWAN

Intel Technology Far East Ltd.  
Pm Floor No. 205  
Kunsh Tower Bldg.  
Lung Hua N. Road  
Taipei  
Tel: 886-2-716-9860  
Fax: 886-2-717-2455

## INTERNATIONAL DISTRIBUTORS/REPRESENTATIVES

### ARGENTINA

DAFSYS S.R.L.  
Chacabuco 90-6 PISO  
1069-Buenos Aires  
Tel: 54-1-334-7726  
Fax: 54-1-334-1871

### AUSTRALIA

Emel Electronics  
15-17 Hume Street  
Huntingdale 1586  
Tel: 011-61-3-544-8244  
TLX: AA 30895  
Fax: 011-61-3-543-8179

NSD-Australia  
255 Middleborough Rd.  
Box Hill, Victoria 3128  
Tel: 03 8900970  
Fax: 03 8900819

### BRAZIL

Elebra Microelectronics S.A.  
Rua Gerardo Fleussina Gomes, 78  
10th Floor  
04575 - São Paulo - S.P.  
Tel: 55-11-534-9641  
TLX: 55-11-54593-54591  
Fax: 55-11-534-9424

### CHILE

DIN Instruments  
Suecia 2323  
Casilla 6035, Correo 22  
Santiago  
Tel: 56-2-225-8139  
TLX: 240 846 RUD

### CHINA/HONG KONG

Novel Precision Machinery Co., Ltd.  
Flat D-20 Kingford Ind. Bldg  
Phase 1, 28 Kwai Mei Street  
N.T. Kowloon  
Hong Kong  
Tel: 852-0-223222  
TWX: 39114 JINHAI MX  
Fax: 852-0-4201602

### INDIA

Micronic Devices  
Arun Complex  
No. 65 D.V.G. Road  
Balevenagudi  
Bangalore 560 004  
Tel: 011-91-812-800-831  
011-91-812-811-365  
TLX: 9538458332 MDGB

Micronic Devices  
No. 518 5th Floor  
Sweetie Chambers  
Shon, Trombay Road  
Chembur  
Bombay 400 071  
TLX: 9531 171447 MDEV

Micronic Devices  
25/B, 1st Floor  
Bada Bazaar Marg  
Old Rajinder Nagar  
New Delhi 110 060  
Tel: 011-91-11-3723509  
011-91-11-589771  
TLX: 031-63253 MDND IN

Micronic Devices  
8-3-348/12A Dwarakapuri Colony  
Hyderabad 500 482  
Tel: 011-91-842-226748

S&S Corporation  
1587 Kooser Road  
San Jose, CA 95118  
Tel: (408) 978-6216  
TLX: 820281  
Fax: (408) 978-8635

### JAPAN

Asahi Electronics Co., Ltd.  
KMM Bldg. 2-14-1 Aseho  
Kariyashima-ku  
Kariyushu-shi 802  
Tel: 059-511-6471  
Fax: 059-551-7881

C. Itoh Techno-Science Co., Ltd.  
4-6-1 Dobashi, Miyamae-ku  
Kawasaki-shi, Kanagawa 213  
Tel: 044-852-5121  
Fax: 044-877-4268

Die Semicon Systems, Inc.  
Flower Hill Shinmachi Higashi-kan  
1-23-9 Shinmachi, Setagaya-ku  
Tokyo 154  
Tel: 03-439-1800  
Fax: 03-439-1601

Okeys Koku  
2-4-18 Sakae  
Naka-ku, Nagoya-shi 460  
Tel: 052-204-2916  
Fax: 052-204-2901

Ryoyo Electric Corp.  
Konex Bldg.  
1-12-22 Tsukiji  
Chuo-ku, Tokyo 104  
Tel: 03-546-5011  
Fax: 03-546-5044

### KOREA

J-Tel Corporation  
8th Floor, Government Pension Bldg.  
24-3 Yoido-dong  
Youngdeungpo-ku  
Seoul 150-010  
Tel: 82-2-780-8039  
TLX: 25299 KODIGIT  
Fax: 82-2-784-8391

Samsung Electronics  
150 Taeyungro-2 KA  
Chungku, Seoul 100-102  
Tel: 82-2-751-3985  
TLX: 27970 KORSSST  
Fax: 82-2-753-0967

### MEXICO

SSB Electronics, Inc.  
875 Palomar Street, Bldg. 4 Suite A  
Chula Vista, CA 92011  
Tel: (619) 585-3253  
TLX: 287751 CBALL UR  
Fax: (619) 585-8322

D-Global S.A.  
Torre 368 Fracc. Ind. San Antonio  
Atzacotalco  
C.P. 02760-Mexico, D.F.  
Tel: 52-5-561-3211  
TLX: 177 3790 Dicomex  
Fax: 52-5-561-1279

PSI de Mexico  
Francisco Vilesa Esq. Ajusto  
Cuernavaca - Morelos - CEP 62130  
Tel: 52-73-13-9412  
Fax: 52-73-17-5333

### NEW ZEALAND

Emel Electronics  
38 Olive Road  
Penrose Auckland  
Tel: 011-64-9-591-135  
Fax: 011-64-9-592-681

### SINGAPORE

Electronic Resources Pte. Ltd.  
17 Harvey Road #04-01  
Singapore 1336  
Tel: 283-0688  
TWX: 56541 ERS  
Fax: 2893327

### SOUTH AFRICA

Electronic Building Elements  
178 Erasmus Street (off Watermeyer Street)  
Meyersburg, Pretoria, 0184  
Tel: 011-2712-803-7680  
Fax: 011-2712-803-8294

### TAIWAN

Micro Electronics Corporation  
S.F. 587, Ming Shen East Rd.  
Taipei, R.O.C.  
Tel: 886-2-501-8231  
Fax: 886-2-505-8609

### SEIKO

15/F 135, Section 2  
Chien Jue North Rd.  
Taipei 10479, R.O.C.  
Tel: (02) 5010055  
Fax: (02) 5012521  
(02) 5058414

### VENEZUELA

P. Benavides S.A.  
Avenida e Rio  
Residencia Kamarita  
Local 4 AL 7  
La Candelaria, Caracas  
Tel: 58-2-574-8338  
TLX: 28450  
Fax: 58-2-572-3321

\* Field Application Location



#### UNITED STATES

Intel Corporation  
3065 Bowers Avenue  
Santa Clara, CA 95051

#### JAPAN

Intel Japan K.K.  
5-6 Tokodai, Tsukuba-shi  
Ibaraki, 300-26

#### FRANCE

Intel Corporation S.A.R.L.  
1, Rue Edison, BP 303  
78054 Saint-Quentin-en-Yvelines Cedex

#### UNITED KINGDOM

Intel Corporation (U.K.) Ltd.  
Pipers Way  
Swindon  
Wiltshire, England SN3 1RJ

#### WEST GERMANY

Intel Semiconductor GmbH  
Dornacher Strasse 1  
8016 Feldkirchen bei Muenchen

#### HONG KONG

Intel Semiconductor Ltd.  
10 F East Tower  
Bond Center  
Queensway, Central

#### CANADA

Intel Semiconductor of Canada, Ltd.  
190 Attwell Drive, Suite 500  
Rexdale, Ontario M9W 6H8

SAN040189



## Memory

In today's dizzying array of memory choices, the design engineer's job is to match memory characteristics to the application. Intel has pioneered many memory devices to suit a wide variety of applications. The first step to narrowing down your choice is to determine the type of memory you are designing—data store or program store. After this has been done, the next step is to prioritize the following factors: Performance, Power Consumption, Density and Cost.

Most of this handbook is devoted to techniques and information to help you design and implement semiconductor memory in your application or system. Informative data sheets on DRAMs, SRAMs, EPROMs and Flash Memories contain many comprehensive charts, block diagrams, operating characteristics and programming modes. Application notes provide diagrams and hardware design information. In addition, there are many interesting and helpful article reprints.

SAN040190